# MOS INTEGRATED CIRCUIT $\mu$ PD1705C-014

## PLL FREQUENCY SYNTHESIZER AND CONTROLLER FOR VHF, UHF AND CATV

The  $\mu$ PD1705C-014 is a CMOS LSI developed for television receivers of PLL frequency synthesizer system designed to U.S.A. and Canada. PLL and controller are contained on a single chip. This LSI, with the prescaler  $\mu$ PB568C,  $\mu$ PB568HA,  $\mu$ PB568G, constitues a high performance PLL television receiver system. Since PLL section uses pulse swallowing system, fine tuning can be easily done with a high precision. Furthermore, it is provided with functions of remote control.

#### **FEATURES**

- PLL and controller are packed in one chip.
- Multifarious station selection modes

10-key direct selection

Auto-search type up/down selection

Skip-memory type up/down selection

- High precision fine tuning capable by the use of pulse swallowing method.
   (40 kHz per step over ±2.2 MHz range)
- Channel search function
- CATV station can be selected. (TRADITIONAL and H.R.C. options)
- Built-in remote control decoder (μPD6121G-002 and μPC1373HA are used.)
- Provided with the function to channel number BCD output for CRT display interface
- CMOS structure with low power consumption
- 5 V ±10 % single power supply

#### **ORDERING INFORMATION**

Order Code	Package
μPD1705C-014	42-Pin Plastic DIP (600 mil)

#### **FUNCTIONS**

Receiving band, Channel number, Receiving frequency and Intermediate frequency

RECEIVIN	RECEIVING BAND		CHANNEL RECEIVING FREQUENCY (video carrier frequency)			
			TRADITIONAL H.R.C.		FREQUENCY	
VL		2 to 6	55.25 to 83.25 MHz			
TV	VH	7 to 13	175.25 to			
	UB	14 to 83	471.25 to			
	VL 2 to		55.25 to 83.25	54.0 to 78.0	45.75 MHz	
İ	МВ	A-5 to I	91.25 to 169.25	90.0 to 168.0		
CATV	VH	7 to 13	175.25 to 211.25	174.0 to 210.0		
	SB	J to W	217.25 to 295.25	216.0 to 294.0		
	нірв	AA to WW	301.25 to 433.25	300.0 to 432.0		

#### Channel selection

- (1) Direct selection by 10-key operation
- (2) Channel up/down selection
  Auto search selection
  Skip memory selection

#### Manual fine tuning (MFT)

40 kHz per step, maximum range of ±2.2 MHz 125 ms per cycle

#### Auto fine tuning (AFT)

40 kHz per step, maximum range of  $\pm 2.2$  MHz Detection at every 10 ms.

#### Remote control functions

Built-in remote control reception functions Connections to  $\mu$ PD6121G-002 (for transmitter) and  $\mu$ PC1373HA (receiver preamplifier) possible


#### Display

3-digits dynamic display (approx. 300 Hz)
2-digits plus TV/CATV display
BCD output for CRT display interface
Connection to MM58146 via µPD4015BC possible

#### Comparative frequency

 $f_r = 5 \text{ kHz}$ 

#### PIN CONFIGURATION (Top View)



NC: No Connection

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME	DESCRIPTION	OUTPUT TYPE			
1	TINT	Tint	Output pin of variable duty pulses to tint control, Output passed to DC attenuator via an external low-pass filter.	CMOS Push-pull			
2	COL	Color	Output pin of variable duty pulses to color control. Input passed to DC attenuator via an external low-pass filter.	CMOS Push-pull			
3 to 9	S <sub>a</sub> to S <sub>g</sub>	Segment Output	7-segment display output pins — also used as output for key matrix. High voltage endurance (—30 V). Active high,	P-ch Open drain			
10 to 13	K <sub>0</sub> to K <sub>3</sub>	Key-return Signal Input	Input of key matrix return signal.	Input			
14	PICMT	Picture muting	Active high signal output pin used to eliminate picture noise during up/down channel selection.	CMOS Push-pull			
16 to 18	D <sub>3</sub> to D <sub>1</sub>	Digit Output	Output of active high display digit signal.	CMOS Push-pull			
19 20	xo xı	X'tal	4.5 MHz crystal resonator is connected here. Built-in feedback resistance,	CMOS Push-pull (XO) Input (XI)			
21	V <sub>DD</sub>	Power supply	$\pm$ 5 V $\pm$ 10 % power supply The V <sub>DD</sub> rise time must be less than 500 ms. The device may not be correctly initialized if the rise time is very long.	-			
22	EO	Phase detector output	Phase detector charge pump output for supply of chan- nel selection voltage to tuner varactor via low-pass filter.	CMOS 3-state			
23	GND	Ground	Connect to the ground of system.	_			
24	CE	Chip Enable	High Normal operation  Low Memory hold (display OFF, PLL functions dissabled.)  Low level signals of less than 134 μs are not accepted.	Input			
25	REM	Remote control signal input	Input pin for remote control signal connected to the $\mu$ PC1373HA preamplifier output. Active low.	Input			
26	IN	Local oscillator	Input of tuner oscillator signal passed via the µPB568 prescalar. Because of the built-in AC amplifier, use a capacitor to eliminate DC components.	Input Internal self-bias			
27	PSC	Pulse swallowing control	Pulse swallow control pin to be connected to the PSC pin of the $\mu$ PB568 prescalar.	CMOS Push-pull			
28	MUTE	Mute Output	Output pin of active high signal used to eliminate noise if the PLL lock is upset.	CMOS Push-pull			
29 32	BO <sub>1</sub> BO <sub>2</sub>	Band	Signal output pin of tuner band selector. The output formats of this signal is given below.  VL MB,VH SB UB HIPB  BO1 L H H L L  BO2 H H L L	N-ch Open drain			

PIN NO.	SYMBOL	NAME	DESCRIPTION	OUTPUT TYPE
30	CLK	Clock output	Serial output clock pin of BCD channel number.	P-ch Open drain
31	POW	Power	Power output pin for controlling power supply.	P-ch Open drain
33 34	MPX <sub>1</sub> MPX <sub>2</sub>	Audio multiplex selector output	Output pin of audio multiplex mode selector.	P-ch Open drain
35 36	SET <sub>0</sub> SET <sub>1</sub>	Skip memory data output	Skip data output pin (for data passed to external skip memory ER0082). Active low.	P-ch Open drain
37	cs	Chip select	Output pin for skip memory data reading pulse, and may also be used for output of recall signal to CRT display interface (MM58146).	CMOS push-pull (I/O)
38	SD	Station Detector	Stop signal input pin used in skip memory and auto search channel selection operations. Active low. During auto search operations, this pin must be switched to low level within 100 ms after the PLL is locked.	CMOS Push-pull (I/O)
39 40	AFTU AFTD	AFT input	Input pin for AFT signal. The AFT signal is split into two values by the $\mu$ PC393C comparator before being applied to this input pin.	CMOS Push-pull (1/O)
41	AO	Address output	BCD channel number serial pin used to pass address outputs to the skip memory and data outputs to the CRT display interface via an external shift register (µPD4015BC).	P-ch Open drain
42	VOL	Volume	Output pin for volume control variable duty pulse, This output is applied to the DC attenuator via an external low-pass filter.	CMOS Push-pull

## **CONTENTS**

1.	KEY MATRIX	7
	1.1 CONFIGURATION OF KEY MATRIX	
	1.2 SWITCH CONNECTION	
	1.3 KEY MATRIX CONNECTION	8
	1.4 DESCRIPTION OF KEY MATRIX	9
2.	CATV CHANNEL NUMBERS	13
3.	REMOTE CONTROL FUNCTION	13
4.	DISPLAY	15
5.	FINE TUNING FUNCTION	15
6.	AUTO SEARCH FUNCTION	16
7.	THE SKIP MEMORY FUNCTION AND CRT DISPLAY	17
8.	APPLICATION CIRCUIT	18
9.	ELECTRICAL CHARACTERISTICS	19
ın	PACKAGE DIMENSION	21

## 1. KEY MATRIX

## 1.1 CONFIGURATION OF KEY MATRIX

Input Output pin	K <sub>3</sub> (13)	K <sub>2</sub> (12)	K <sub>1</sub> (11)	K <sub>0</sub> (10)
S <sub>a</sub> (3)	0	1	2	3
S <sub>b</sub> (4)	4	5	6	7
S <sub>c</sub> (5)	8	9	FTU	FTD
S <sub>d</sub> (6)	СНИ	VOLU	COLU	TINTU
S <sub>e</sub> (7)	CHD	VOLD	COLD	TINTD
S <sub>f</sub> (8)	ERASE	WRITE	SHIFT	POWER
S <sub>g</sub> (9)	CATV/TV	AFT	CHLOCK	SELECT
D <sub>3</sub> (16)				Notain.
D <sub>2</sub> (17)		_		

	Momentary switch
	Alternate switch
	Diode matrix
_	Open

#### 1.2 SWITCH CONNECTION

Momentary switch



Alternate switch




Diode matrix




or



#### 1.3 KEY MATRIX CONNECTION





#### 1.4 DESCRIPTION OF KEY MATRIX

#### Momentary switch

SYMBOL	DESCRIPTION
0 1 2 3 4 5 6 7 8	Keys used in direct channel selection where the required channel is specified by 2-digits input. (For example, and 8 are keyed in to select channel 8, and 1 and 2 are keyed in to select channel 12.) Note that the display reverts to the original state if the second key is not pressed within 3 to 4 seconds after pressing the first key (2 to 9). The display is also reverted to the previous channel display if a non-existent channel is selected.
FTU	Fine tuning key used only in manual mode. The tuned frequency is increased by a single 40 kHz step when this key is pressed and released again within 500 ms.  If press for more than 500 ms, the tuned frequency is increased in 40 kHz steps at each 125 ms interval.  If the upper limit (+2.2 MHz) is reached, the frequency returns to the lower limit (-2.2 MHz) before continuing to increase.  This fined tuned status is cancelled if another channel is selected.
FTD	Except for decreased the tuned frequency, this key is the same as the FTU key.
СНИ	When the CHU key is pressed during skip memory mode (MEM/AT switch: OFF), the next highest channel is selected irrespective of any input signal being spplied to the SD pin when the SELECT switch is on. And if the CHU key remains depressed, the next highest channel is selected successively at 600 ms intervals until the key is released. If the SELECT switch is off, the next highest channel is selected successively until the channel where stop data os stpred os reached (while reading the skip memory contents). The same automatic operation is executed (with each new channel selected at a rate of one channel per 600 ms) if the CHU key remains depressed.  If the CHU key is pressed during auto search mode (MEM/AT switch: ON), the next highest channels are selected successively until a broadcasting channel is reached. If the key remains depressed, this automatic operation is continued after waiting 600 ms at that broadcasting channel.
CHD	Except for selecting the next lowest channel, this key is the same as the CHU key.
VOLU	Volume control key. The volume is increased at a rate of one step every 100 ms until the key is released again. With a total of 64 steps (duty ratio: 0/67 and 3/67 to 65/67), the volume can be adjusted gradually.
VOLD	Except for decreasing the volume, this key is the same as the VOLU key.

SYMBOL	DESCRIPTION								
COLU	Color adjustment key. Operation is basically the same as the VOLU and VOLD keys.								
TINTU	Tint adjustment key. Operation is basically the same as the VOLU amd VOLD keys.								
ERASE	The key used in writing skip data (1) into the skip memory. (Valid only when the SELECT switch is on.) When this key is pressed with the SELECT switch on, the currently selected channel is erased, and is skipped during subsequent up/down channel selection operations. Muting status is switched on when this key is pressed.								
WRITE	The key used in writing skip data (0) into the skip memory. (Valid only when the SELECT switch is on.) When this key is pressed with the SELECT switch on, the currently selected channel is stored in memory, and is selected during subsequent up/down channel selection operations. Muting status is switched on when this key is pressed.								
SHIFT	Audio multiplex mode selector key. The audio multiplex selector outputs (MPX1 and MPX2) are switched in cyclic fashion each time this key is pressed.  MPX1 (33) 1 1 0 1 MPX2 (34) 1 0 1								
POWER	Power supply control key. The power output is inverted each time the POWER key is pressed. When the power is switched on, the muting is released and the last channel is selected. When the power is switched off, the display is cleared and all other keys (apart from the POWER key) are disabled.								

#### **Alternate Switch**

SYMBOL	DESCRIPTION
CATV/TV	CATV is selected when the band selector switch is on, and TV is selected when off. When CATV is selected, channels 2 to 36 (VFH channels 2 to 13 and CATV channels 14 to 36) can be received in 105 channel mode (CHNSEL: OFF), and channels 2 to 64 (VFH channels 2 to 13 and CATV channels 14 to 64) can be received in 133 channel mode (CHNSEL: ON). And when TV is selected, channels 2 to 83 (VFH channels 2 to 13 and UHF channels 14 to 83) can be received. Note that all modes are initialized at channel 2 when the switch is pressed.
AFT	Tuning mode selector switch. AFT mode operations are executed in accordance with an externally supplied AFT signal when the switch is on. The FTU and FTD keys are disabled in this case.
СН ГОСК	Misoperation prevention key. The ten numerical keys (0 to 9) and the CHU and CHD keys are disabled when this key is on, thereby preventing the operator from changing the selected channel. Channels can be freely selected when this switch is off.
SELECT	The ERASE and WRITE keys are enabled when the skip memory write/ erase switch is on. Note that the muting, volume control, and shift keys are disabled in this case. Conversely, the ERASE and WRITE keys are disabled when the SELECT switch is off, and station select operations comply with the memory contents during channel up/down selection.

#### **Initial Diode Switch**

SYMBOL	DESCRIPTION											
	Setting of the num	ber of chann	els which may	be received. 133 channel	mode is selected							
	when CHNSEL is o	on, and 105 o	channel mode is	selected when off. The i	number of chan-							
OUNCE	nels which may be	selected in ea	ch mode is giver	n below.								
		STATUS	CHAN!	CHANNELS RECEIVED								
			VHF :	2 ch to 13 ch								
			UHF :	14 ch to 83 ch								
CHNSEL		1	CATV :	14 ch to 64 ch								
				A ch to W ch								
				A-1 ch to A-5 ch								
			VHF :	2 ch to 13 ch								
			UHF :	: 14 ch to 83 ch								
		0	CATV	: 14 ch to 36 ch								
				(Ach to Wch)								
MEM/AT	Channel up/down	selection mo	ode setting. Auto	o search mode is selected	when MEM/A							
	is on, and skip men	nory mode is	selected when o	off.								
	Volume level initia	alization. Fo	ur different init	tial volume levels can be	selected by the							
	following connection	ons.										
		STA	TUS	INITIAL VOLUME								
VOLIN <sub>1</sub>		VOLIN <sub>2</sub>	VOLIN <sub>1</sub>	LEVEL								
VOLIN <sub>2</sub>		0	0	25 %								
		0	1	37 %								
		1	0	50 %								
		1	1	61 %								
TDADUDO	CATV reception	mode setting	. TRADITION	AL mode is selected whe	n TRADHRC i							
TRADHRC	on, and H.R.C. mo	de is selected	when off.									

Note: In this table, "1" or "on" denotes diode shorted, and "0" or "off" denotes diode open.

#### 2. CATV CHANNEL NUMBERS

The correspondence of the CATV channels to actually keyed-in channel numbers as well as displayed channel numbers is shown in the following table.

Α	В	С	D	E	F	G	Н	1	J	К	L	м	N	0	Р	a	R	s	Т	U	V	w
14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36
AA	вв	СС	DD	EE	FF	GG	нн	П	IJ	кк	LL	мм	NN	00	PP	QQ	RR	ss	тт	υυ	vv	ww
37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59
A-1	A-2	A-3	A-4	A-5																		

#### 3. REMOTE CONTROL FUNCTION

60 61 62 63 64

The  $\mu$ PD1705C-014 is equipped with built-in remote control functions to enable remote control operations in combination with  $\mu$ PD6121G-002 (for transmitter) and  $\mu$ PC1373HA (reception preamplifier).

The remote control functions available in this combination


- Direct channel selection by 10-key operation
- Channel up/down channel selection (auto search and skip memory)
- Power on/off
- Muting on/off
- Volume up/down (in 64 steps) . . . . . initialized levels of 25 %, 37 %, 50 %, or 61 %
- Color up/down (in 64 steps) . . . . . . initialized level of 50 %
- Tint up/down (in 64 steps) . . . . . . . initialized level of 50 %
- Shift function (see section on SHIFT key)
- Recall function ...... Output of display timing signal to CRT display interface
- Initialization function ......... Color and tint initialization (50 %)

Note: The transmitter custom codes used are  $C_0$  to  $C_7$  = 00100000. No other codes can be used.


#### Remote Control Transmitter (µPD6121G-002) Key Configuration

	KI <sub>0</sub>	KI <sub>1</sub>	KI <sub>2</sub>	KI <sub>3</sub>
KI/O <sub>0</sub>	CHU	CHD	VULU	VOLD
KI/O <sub>1</sub>	COLU	COLD	TINTU	TINTD
KI/O <sub>2</sub>	POWER	MUTE	SHIFT	RECALL
KI/O <sub>4</sub>	0	1	2	3
KI/O <sub>5</sub>	4	5	6	7
KI/0 <sub>6</sub>	8	9	INITIAL	_

• When  $\mu$ PD6120C-102 is used.




• When  $\mu$ PD6121G-002 is used.



Note: Color and tint cannot be controlled if  $\mu$ PD6120C-102 is used.

#### 4. DISPLAY

The display format is a 7-segment 3-digit dynamic display. (Repetition frequency: approximately 300 Hz, duty ratio: approximately 30%). The display connections are shown in the following diagram.



Display examples



Note: No display when power is off.

#### 5. FINE TUNING FUNCTION

The  $\mu$ PD1705C-014 is equipped with high precision fine tuning functions designed to cope with frequency displacements occurring at the broadcasting station. These functions enable easy correction of reception frequency displacements. Fine tuning may be manual mode (MFT) or automatic (AFT).

#### (1) Manual fine tuning (MFT)

The FTU and FTD keys are used in manual fine tuning. The fine tuned status is reset if another channel is selected. The FTU and FTD keys are enabled only when the AFT switch is off (manual mode).

Frequencies are fine tuned in 40 kHz steps at each 125 ms interval, and can be changed by up to ±2.2 MHz.

#### (2) Auto fine tuning (AFT)

Auto fine tuning is only enabled when the AUT/MAN switch is on (auto mode). Auto tuning is operated by an externally applied AFT signal with the tuning responding to all changes in that AFT signal. Note that AFT is disabled during channel selection. Frequencies are fine tuned in 40 kHz steps at each 8 ms interval, and can be changed by up to ±2.2 MHz.

AFT is activated by signals applied to the AFTU and AFTD pins. The reception frequency is increased when a high level signal is applied to the AFTU pin, and decreased when a high level signal is applied to the AFTD pin. AFT is stopped when low level signals are applied to both the AFTU and AFTD pins.


Note: Both MFT and AFT proceed in cyclic fashion with the frequency being returned to the lower (upper) limit when the upper (lower) limit is reached.

#### 6. AUTO SEARCH FUNCTION

When  $\mu$ PD1705C-014 is used in auto search mode, the processor automatically checks for the presence of a broadcasting station at each successive channel.

If an input signal cannot be detected at the specified frequency due to frequency variation at the broadcasting station, the reception frequency can be changed in 320 kHz steps (up to a maximum of  $\pm 1.6$  MHz) (channel search function).


If the reception frequency is detected during this operation, the search is stopped at that frequency. And if no signal is detected at all, the processor proceeds to search for the next channel. The search process within a single channel range is outlined in the following diagram.



#### 7. THE SKIP MEMORY FUNCTION AND CRT DISPLAY

The connections for using  $\mu$ PD1705C-014 in skip memory mode are outlined in the following diagram. Since address data passed to memory is passed serially from the AO pin (pin 41) synchronized with the clock output from the CLK pin (pin 30), this is converted to 8-bits parallel data by  $\mu$ PD4015BC and connected to ER0082.


This 8-bit data can also be used as the BCD channel number output for CRT displays. In this case, the 8-bits output and the display timing output (Recall) are connected to the CRT display interface.



#### **OUTPUT PATTERN**

NUMERAL	BCD OUTPUT				
0	0	0	0	0	
1	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
Blank	1	1	1	1	

#### 8. APPLICATION CIRCUIT (105 channels)



The practical circuits and circuit constants shown in this manual have not be designed for mass production (where deviation between parts and temperature characteristics must also be considered). These circuits and circuit constants can only be used after careful consideration has been given.

#### 9. ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS ( $T_a = 25$ °C)

Supply Voltage	$V_{DD}$	-0.3 to +6.0	V
Input Voltage	$V_1$	$-0.3$ to $+V_{DD}$	٧
Output Voltage	$V_{O}$	$-0.3$ to $+V_{DD}$	٧
Output Current	Io	10	mA
Operating Temperature	$T_{opt}$	-35 to +75	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Output Breakdown Voltage	$V_{BDS1}$	Sa to Sg pins (between drain source voltage) —35	٧
Output Breakdown Voltage	$V_{BDS2}$	$MPX_1$ , $MPX_2$ , $SET_1$ , $SET_0$ pins (between drain source voltage) $-15$	٧
Output Breakdown Voltage	$V_{BDS3}$	$\mathrm{BO}_1$ , $\mathrm{BO}_2$ pins (between drain source voltage) +15	٧

## **RECOMMENDED OPERATING CONDITIONS**

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Supply Voltage	V <sub>DD</sub>	4.5	5.0	5.5	V	
Output Breakdown Voltage	V <sub>BDS1</sub>	É		-30	V	Sa to Sg pin (between drain source voltage) $I_{OFF} = -5 \mu A$
Output Breakdown Voltage	V <sub>BDS2</sub>			-11	V	MPX1, MPX2, SET0, SET1 pins (between drain source voltage) $I_{OFF} = -10 \ \mu A$
Output Breakdown Voltage	V <sub>BDS3</sub>			13	V	BO <sub>1</sub> , BO <sub>2</sub> pins (between drain source voltage) I <sub>OFF</sub> = 5 $\mu$ A
Supply Voltage Rise Time	T <sub>rise</sub>			500	ms	V <sub>DD</sub> = 0 → 4.5 V

## DC CHARACTERISTICS (V<sub>DD</sub> = +4.5 to +5.5 V, $T_a$ = -35 to +75 °C)


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
High Level Input Voltage	V <sub>IH1</sub>	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	REM pin
High Level Input Voltage	V <sub>IH2</sub>	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	AFTU, AFTD, SD, CE pins
High Level Input Voltage	V <sub>1H3</sub>	0.6V <sub>DD</sub>		V <sub>DD</sub>	V	K <sub>0</sub> to K <sub>3</sub> pins
Low Level Input Voltage	V <sub>IL.1</sub>	0		0.3V <sub>DD</sub>	V	AFTU, AFTD, SD, CE pins
Low Level Input Voltage	V <sub>II-2</sub>	0		0.2V <sub>DD</sub>	V	K <sub>0</sub> to K <sub>3,</sub> REM pins
High Level Output Voltage	VOH1	4.0			V	EO, VOL, COL, TINT pins.  IOH = -0.5 mA
High Level Output Voltage	VOH2	4.0			>	$D_1$ to $D_5$ , MUTE, PSC, CS pins. $I_{OH} = -0.2 \text{ mA}$
High Level Output Voltage	V <sub>OH3</sub>	3.0			V	Sa to Sg pins. $I_{OH} = -0.5 \text{ mA}$
High Level Output Voltage	V <sub>OH4</sub>	2.5			V	MPX <sub>1</sub> , MPX <sub>2</sub> , SET <sub>0</sub> , SET <sub>1</sub> , CLK, POW, AO pins. $I_{OH} = -2.0 \text{ mA}$
Low Level Output Voltage	V <sub>OL1</sub>			0.5	V	EO, VOL, COL, TINT, CS pins. I <sub>OL</sub> = 0.5 mA
Low Level Output Voltage	V <sub>OL2</sub>			0.5	V	D <sub>1</sub> to D <sub>5</sub> , MUTE, PSC pins. I <sub>OL</sub> = 0.2 mA
Low Level Output Voltage	V <sub>OL3</sub>			2.0	V	BO <sub>1</sub> , BO <sub>2</sub> pins. I <sub>OL</sub> = 2.0 mA
High Level Input Current	+l <sub>1H1</sub>	10	40	100	μΑ	$K_0$ to $K_3$ pins. $V_{IN} = V_{DD} = 5 V$
High Level Input Current	+I <sub>IH2</sub>		300		μА	XI pin (when pulled down).  VIN = VDD = 5.0 V
Low Level Input Current	-116		300		μΑ	IN pin (when pulled up), V <sub>IN</sub> = 0, V <sub>DD</sub> = 5 V
High Level Input Leakage Current	+!LIH			10	μА	CE, REM, AFTU, AFTD, SD pins.  V <sub>IN</sub> = V <sub>DD</sub> = 5.0 V
Low Level Input Leakage Current	-I <sub>LIL</sub>			10	μА	CE, $\overline{REM}$ , AFTU, AFTD, $\overline{SD}$ , $K_0$ to $K_3$ pins. $V_{IN} = 0$ V
Output Leakage Current	IL		10 <sup>-3</sup>	1	μА	EO pin. $V_O = V_{DD}$ , $V_O = 0$ V
Operating Current	¹DD1		3		mA	Normal operation (excluding displace current)
Operating Current	I <sub>DD2</sub>		0.6		mA	CE pin = 0, V <sub>DD</sub> = 5 V
Oscillation Stop Current	V <sub>DDS</sub>		3.2	3.8	V	


## AC CHARACTERISTICS (V<sub>DD</sub> = +4.5 to +5.5, $T_a$ = -35 to +75 °C)


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Operating Frequency	fin	0.5		8.8	MHz	IN pin, V <sub>IN</sub> = 0.7 Vp-p (MIN.), DC cut

## 10. PACKAGE DIMENSION (Unit: mm)

#### 42-pin plastic DIP (600 mil)







P42C-100-600A,B

#### NOTES

- Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES		
Α	55.88 MAX.	2.200 MAX.		
В	2.54 MAX.	0.100 MAX.		
С	2.54 (T.P.)	0.100 (T.P.)		
D	0.50 ±0.10	0.020 + 0.004		
F	1.2 MIN.	0.047 MIN.		
G	3.6 ±0.3	0.142 ±0.012		
н	0.51 MIN.	0.020 MIN.		
ı	4.31 MAX.	0.170 MAX.		
J	5.72 MAX.	0.226 MAX.		
К	15.24 (T.P.)	0.600 (T.P.)		
L	13.2	0.520		
М	0.25 -0.05	0.010 -0.004		
N	0.25	0.01		