

# MOS INTEGRATED CIRCUIT $\mu$ PD17P149

## SMALL, GENERAL-PURPOSE 4 BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD17P149 is a one-time PROM version of the  $\mu$ PD17149. It uses a one-time PROM, which can be written just once, instead of internal masked ROM of the  $\mu$ PD17149.

Since a user program can be written into the PROM, this microcontroller is suited for program evaluation and lowvolume production of the  $\mu$ PD17145,  $\mu$ PD17147,  $\mu$ PD17149, or for program evaluation of the  $\mu$ PD17145(A),  $\mu$ PD17147(A),  $\mu$ PD17149(A),  $\mu$ PD17145(A1),  $\mu$ PD17147(A1), and  $\mu$ PD17149(A1).

The following user's manual completely describes the functions of the  $\mu$ PD17P149. Be sure to read it before designing an application system.

μPD17145 Sub-Series User's Manual: U10261E

#### **FEATURES**

17K architecture

: General registers, 16-bit instructions

Pin compatible with the  $\mu$ PD17149 (except for PROM programming function)

Internal one-time PROM: 8K bytes (4096 x 16 bits)

Supply voltage

: VDD = 2.7 to 5.5 V (when operating at the range between 400 kHz and 2 MHz with

ceramic oscillation)

Vpp = 4.5 to 5.5 V (when operating at the range between 400 kHz and 8 MHz with

ceramic oscillation)

#### ORDERING INFORMATION

Part number	Package
μPD17P149CT	28-pin plastic shrink DIP (400 mil)
$\mu$ PD17P149GT	28-pin plastic SOP (375 mil)

In the program memory write/verify mode, the voltage used for programming is applied to pin No. 23, P0Fo/RLS/Vpp. If a voltage of Vpp plus 0.3 V or more is applied to this pin in the normal operation mode, the microcontroller may crash. Design the circuit so that a voltage of this magnitude is never applied to the pin.


The information in this document is subject to change without notice.

Document No. U11292EJ2V0DS00 (2nd edition) (Previous No. IC-3504) Date Published May 1996 P Printed in Japan



#### PIN CONFIGURATION (TOP VIEW)

#### (1) Normal operation mode



ADCo - ADC3 : Analog input RESET : Reset input

GND : Ground RLS : Standby release signal input INT : External interrupt input SCK : Serial clock input/output


 P0Ao - P0A3
 : Port 0A
 SI
 : Serial data input

 P0Bo - P0B3
 : Port 0B
 SO
 : Serial data output

 P0Co - P0C3
 : Port 0C
 TM1OUT
 : Timer 1 carry output

P0Fo and P0F1: Port 0F XIN, Xour: System clock oscillation

### (2) Program memory write/verify mode



CLK : Input clock for address update MD<sub>0</sub> - MD<sub>3</sub> : Operating mode selection

Do- D7: Data VDD: Power supply


GND : Ground VPP : Programming power supply

Caution Symbols in parentheses denote processing for pins not used in the program memory write/verify mode.

L : Connect these pins separately to the GND pin through pull-down resistors.

Open: Nothing should be connected on these pins.

#### **BLOCK DIAGRAM**



Remark (): PROM programming mode

The terms CMOS and N-ch in brackets indicate the output form of the port.

CMOS: CMOS push-pull output
N-ch: N-channel open-drain output

# CONTENTS

1.	PIN FUNCTIONS	6
	1.1 NORMAL OPERATION MODE	
	1.2 PROGRAM MEMORY WRITE/VERIFY MODE	
	1.3 EQUIVALENT INPUT/OUTPUT CIRCUITS	9
	1.4 HANDLING UNUSED PINS	13
	1.5 NOTES ON USE OF THE RESET AND POFO/RLS PINS (ONLY AT THE NORMAL	
	OPERATION MODE)	14
2.	DIFFERENCES BETWEEN THE $\mu$ PD17145, $\mu$ PD17147, $\mu$ PD17149, AND	
	μPD17P149	. 15
3.	WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	. 16
	3.1 PROGRAM MEMORY WRITE/VERIFY MODES	
	3.2 WRITING TO PROGRAM MEMORY	17
	3.3 READING PROGRAM MEMORY	18
4.	ELECTRICAL CHARACTERISTICS	. 19
5.	PACKAGE DRAWINGS	. 27
6.	RECOMMENDED SOLDERING CONDITIONS	. 29
AP.	PENDIX A. µPD17145 SUB-SERIES PRODUCTS LIST	. 30
ΔΡί	PENDIX B DEVELOPMENT TOOLS	21



# 1. PIN FUNCTIONS

# 1.1 NORMAL OPERATION MODE

Pin No.	Symbol	Function	Output	Upon reset	
1	Vop	Power supply	-	-	
2	P0F1/VREF	Port 0F. The reference voltage is supplied to the A/D converter through this pin.  POF1 Bit 1 of 2-bit input port P0F  VREF Reference voltage input for the A/D converter	Input	Input (POF <sub>1</sub> )	
3 - 6	P0C <sub>3</sub> /ADC <sub>3</sub> - P0C <sub>6</sub> /ADC <sub>6</sub>	Port 0C. Analog voltage is supplied to the A/D converter through these pins.  • P0C <sub>3</sub> - P0C <sub>0</sub> • 4-bit input/output port  • Input/output setting allowed in units of 1 bit  • ADC <sub>3</sub> - ADC <sub>0</sub> • Analog input for the A/D converter	CMOS push-pull	Input (P0C)	
7 8 9 10	P0B <sub>3</sub> P0B <sub>2</sub> P0B <sub>1</sub> P0B <sub>0</sub>	Port 0B  • 4-bit input/output port  • Input/output setting allowed in units of 4 bits  • Pull-up resistor incorporation specifiable by program in units of 4 bits	CMOS push-pull	Input	
11 12 13 14	P0A <sub>3</sub> P0A <sub>2</sub> P0A <sub>1</sub> P0A <sub>0</sub>	Port 0A  • 4-bit input/output port  • Input/output setting allowed in units of 4 bits  • Pull-up resistor incorporation specifiable by program in units of 4 bits	CMOS push-pull	Input	
15 16 17 18	P0E <sub>3</sub> P0E <sub>2</sub> P0E <sub>1</sub> P0E <sub>0</sub>	Port 0E  • Withstand voltage is Voo (Max.).  • 4-bit input/output port  • Input/output setting allowed in units of 4 bits  • Pull-up resistor incorporation specifiable by program in units of 4 bits	N-ch open drain	Input	

Pin No.	Symbol	Function	Output	Upon reset
19	P0D3/TM1OUT	Pin for port 0D, timer 1 output, serial data input, serial	N-ch open drain	Input
		data output, and serial clock input/output		(P0D)
	To an analysis of the second s	Pull-up resistor incorporation specified by program bit by bit		
		Withstand voltage is VDD (Max.).		
		POD3 - POD0  4-bit input/output port		
		Input/output setting allowed bit by bit		
		TM1OUT Timer 1 output		
	FAD /01	• Si		
20	P0D <sub>2</sub> /SI	Serial data input		
21	P0D <sub>1</sub> /SO	• so		
		Serial data output		
22	P0D <sub>0</sub> /SCK	• SCK		
		Serial clock input/output		****
23	P0F <sub>0</sub> /RLS	Pin for port 0F and input for standby mode release signal	Input	Input
		● P0F₀		(₽0F₀)
		Bit 0 of 2-bit input port P0F		
		• RLS	1	
		Input for standby mode release signal		
24	INT	Input for an external interrupt request signal and standby	Input	Input
		mode release signal.	<u> </u>	
25	RESET	System reset input pin	Input	Input
26	Хоит	For system clock oscillation	-	
27	XiN	The ceramic resonator is connected between XIN and XOUT.		
28	GND			
۷٥	GIVD	Ground		

7




## 1.2 PROGRAM MEMORY WRITE/VERIFY MODE

Pin No.	Pin name	Function	Input/output
1	VDD	Power supply pin. +6 V is applied to this pin when writing to program memory or verifying its contents.	***
3 to 6	MD₃ to MD₀	Input pins that select an operation mode when writing to program memory or verifying its contents	Input
7 to 14	D <sub>7</sub> to D <sub>0</sub>	Input/output pins for 8-bit data used when writing to program memory or verifying its contents	Input/output
23	Vpp	Voltage (+12.5 V) is applied to this pin when writing to program memory or verifying its contents.	_
27	CLK	Input pin for address update clocks used when writing to program memory or verifying its contents	Input
28	GND	Ground	_

#### 1.3 EQUIVALENT INPUT/OUTPUT CIRCUITS


Below are simplified diagrams of the input/output circuits for each pin.

# (1) P0A<sub>0</sub> - P0A<sub>3</sub>, P0B<sub>0</sub> - P0B<sub>3</sub>




9


## (2) P0C<sub>0</sub>/ADC<sub>0</sub> - P0C<sub>3</sub>/ADC<sub>3</sub>




# (3) P0D<sub>3</sub>/TM1OUT, P0D<sub>1</sub>/SO




## (4) POD<sub>2</sub>/SI, POD<sub>0</sub>/SCK




## (5) P0E<sub>0</sub> - P0E<sub>3</sub>




# (6) POFo/RLS



# (7) POF<sub>1</sub>/VREF



# (8) RESET, INT



#### 1.4 HANDLING UNUSED PINS

Connect unused pins at the normal operation mode as follows:

Table 1-1 Handling Unused Pins

		Pin	Conditions	and handling
		T111	Internal	External
Port	Port Input P0A, P0B, P0D, mode P0E		Pull-up resistors that can be specified with the software are incorporated.	Leave open.
		P0C	_	Connect to V <sub>DD</sub> or ground through resistors for each pin.Note 1
		P0F <sub>1</sub>	-	Connect directly to V <sub>DD</sub> or ground.
		P0F₀Note 2		Connect directly to ground.
	Output mode	P0A, P0B, P0C (CMOS ports)	_	Leave open.
		P0D (N-ch open- drain port)	Outputs low level.	
		P0E (N-ch open- drain port)	Outputs low level without pull-up resistors that can be specified with the software.	
			Outputs low level with pull-up resistors that can be specified with the software.	
Exte	ernal inter	rupt (INT)		Connect directly to Vob or ground.

- Notes 1. When a pin is pulled up to Vpp (connected to Vpp through a resistor) or pulled down to ground (connected to ground through a resistor) outside the chip, take the driving capacity and maximum current consumption of a port into consideration. When using high-resistance pull-up or pull-down resistors, apply appropriate countermeasures to ensure that noise is not attracted by the resistors. Although the optimum pull-up or pull-down resistor varies with the application circuit, in general, a resistor of 10 to 100 kilohms is suitable.
  - 2. Since the P0F<sub>0</sub>/RLS pin is also used as the V<sub>PP</sub> pin for writing and verifying the program memory, connect directly to ground when the pin is not used.

Caution To fix the I/O mode, pull-up resistors that can be specified with the software, and output level of a pin, it is recommended that they should be specified repeatedly within a loop in a program.

7

### 1.5 NOTES ON USE OF THE RESET AND POFO/RLS PINS (ONLY AT THE NORMAL OPERATION MODE)

The RESET pin can be used as the test mode selection pin for testing the internal operation of the  $\mu$ PD17P149 (IC test), besides the usage shown in Section 1.1.


The P0Fo/RLS pin can be used as the VPP pin in the program memory write/verify mode.


Applying a voltage exceeding Vpp to the  $\overline{RESET}$  or  $P0F_0/RLS$  pin causes the  $\mu PD17P149$  to enter the test mode or program memory write/verify mode. When noise exceeding Vpp comes in during normal operation, the device may not operate normally.

For example, if the wiring from the RESET or P0Fo/RLS pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

 Connect a diode with low Vr between the pin and Vpp. Connect a capacitor between the pin and VDD.





## 2. DIFFERENCES BETWEEN THE $\mu$ PD17145, $\mu$ PD17147, $\mu$ PD17149, AND $\mu$ PD17P149

The  $\mu$ PD17P149 is a one-time PROM version of the  $\mu$ PD17149, in which the internal mask ROM is replaced with a one-time PROM.

Table 2-1 lists the differences between the  $\mu$ PD17145,  $\mu$ PD17147,  $\mu$ PD17149, and  $\mu$ PD17P149.

The  $\mu$ PD17P149 has the same CPU functions and internal peripheral hardwares as those of  $\mu$ PD17145,  $\mu$ PD17147, and  $\mu$ PD17149 except for its program memory, program size, address register size, and mask option.

Part of electrical characteristics is also different between those products. For details of the electrical characteristics, refer to the data sheet of each product.

Table 2-1 Differences between the  $\mu$ PD17145,  $\mu$ PD17147,  $\mu$ PD17149, and  $\mu$ PD17P149

ltem	μPD17145	μPD17147	μPD17149	μPD17P149	
Program memory (ROM)	Masked ROM			One-time PROM	
	1024 × 16 bits (0000H-03FFH)	S × 16 bits DH-0FFFH)			
Program counter (PC)	10 bîts	1	2 bits		
Address register (AR)					
Address stack register	1				
Pull-up resistors of P0F, RESET, and INT pins	Mask option			Not provided	
Internal POC circuit	Mask option	· · · · · · · · · · · · · · · · · · ·		Not provided	
V <sub>PP</sub> pin and operating mode selection pin	Not provided			Provided	
Quality grade	• Standard μPD17145 • Special μPD17145 (A) μPD17145 (A1)	• Standard  μPD17147 • Special  μPD17147 (A)  μPD17147 (A1)	• Standard μPD17149 • Special μPD17147 (A) μPD17147 (A1)	Standard	
Electrical characteristics	Partially differs between these products.  Refer to the data sheet of each product for details.				

Caution Although a PROM product is highly compatible with a mask ROM product in respect of functions, they differ in internal ROM circuits and part of electrical characteristics. Before changing the PROM product to the mask ROM product in an application system, evaluate the system carefully using the mask ROM product.

15



## 3. WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The  $\mu$ PD17P149's internal program memory consists of a 4096  $\times$  16 bit one-time PROM.

Writing to the one-time PROM or verifying the contents of the PROM is accomplished using the pins shown in Table 3-1. Note that address inputs are not used; instead, the address is updated using the clock input from the CLK pin.

Caution The P0F<sub>0</sub>/RLS/V<sub>PP</sub> pin is used as the V<sub>PP</sub> pin when writing to program memory or verifying its contents. If an voltage equal to or more than V<sub>DD</sub> + 0.3 V is applied to the P0F<sub>0</sub>/RLS pin in normal operation mode, the microcontroller may cause a system crash. Protect the pins from high voltages.

Table 3-1 Pins Used When Writing to Program Memory or Verifying Its Contents

Pin	Function
VPP	Pin for applying programming supply voltage. Voltage (+12.5 V) is applied to this pin.
Voo	Positive power supply pin. +6 V is applied to this pin.
CLK	Input pin for address update clocks. Input of four pulses to this pin updates the address of the program memory.
MDo - MDs	Input pins that select an operation mode
Do - D7	Input/output pins for 8-bit data

#### 3.1 PROGRAM MEMORY WRITE/VERIFY MODES

If +6 V is applied to the Vop pin and +12.5 V is applied to the VPP pin after a certain duration of reset status (Vop = 5 V, RESET = 0 V), the  $\mu$ PD17P149 enters program memory write/verify mode. A specific operating mode is then selected by setting the MD0 through MD3 pins as follows. The XouT pin must be left open. Connect each pin not listed in Table 3-1 (including the RESET pin) to ground through a resistor.

Table 3-2 Specification of Operating Modes

	Operating mode specification					Operating mode	
Vpp	Voo	MDo	MD <sub>1</sub>	MD2	MDз		
	Н	L	Н	L	Program memory address clear mode		
.1057	+6 V	L	Н	Н	н	Write mode	
+12.5 V +	+0 V	L	L	Н	Н	Verify mode	
		Н	×	Н	Н	Program inhibit mode	

Remark x: Don't care. L (low) or H (high)


#### 3.2 WRITING TO PROGRAM MEMORY

The procedure for writing to program memory is described below.

- (1) Connect all unused pins to GND through resistors (the Χουτ pin is left open). Apply a low-level signal to the CLK pin.
- (2) Apply 5 V to Vpp and apply a low-level signal to the Vpp pin.
- (3) Wait 10  $\mu$ s. Then apply 5 V to VPP.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to VDD and 12.5 V to VPP.
- (6) Select program inhibit mode.
- (7) Write data in 1-ms write mode.
- (8) Select program inhibit mode.
- (9) Select verify mode. If the write operation is found successful, proceed to step (10). If the operation is found unsuccessful, repeat steps (7) to (9).
- (10) Perform additional write for X (number of repetitions of steps (7) to (9))  $\times$  1 ms.
- (11) Select program inhibit mode.
- (12) Increment the program memory address by one on reception of four pulses on the CLK pin.
- (13) Repeat steps (7) to (12) until the last address is reached.
- (14) Select program memory address clear mode.
- (15) Apply 5 V to the Vop and VPP pins.
- (16) Turn power off.

A timing chart for program memory writing steps (2) to (12) is shown in Fig. 3-1.

Fig. 3-1 Timing Chart for Program Memory Writing Steps






#### 3.3 READING PROGRAM MEMORY

- (1) Connect all unused pins to GND through resistors (the Xour pin is left open). Apply a low-level signal to the CLK pin.
- (2) Apply 5 V to VDD and apply a low-level signal to the VPP pin.
- (3) Wait 10  $\mu$ s. Then apply 5 V to VPP.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to VDD and 12.5 V to VPP.
- (6) Select program inhibit mode.
- (7) Select verify mode. Data is output sequentially one address at a time for every four input clock pulses on the CLK.
- (8) Select program inhibit mode.
- (9) Select program memory address clear mode.
- (10) Apply 5 V to the VDD and VPP pins.
- (11) Turn power off.

A timing chart for program memory reading steps (2) to (9) is shown below.

Fig. 3-2 Timing Chart for Program Memory Reading Steps





#### 4. ELECTRICAL CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol	Conditions			Rated value	Unit
Supply voltage	Vod				-0.3 to +7.0	V
PROM supply voltage	Vpp				-0.3 to +13.5	V
A/D converter reference voltage	VREF				-0.3 to V <sub>DD</sub> + 0.3	V
Input voltage	Vı	POA, POB, POC RESET, and Xi		, POF, INT,	-0.3 to V <sub>DD</sub> + 0.3	٧
Output voltage	Vo				-0.3 to V <sub>DD</sub> + 0.3	V
High-level output current	<sub>OH</sub> Note	Each of P0A, P0B, and P0C pins		Peak value	<b>–15</b>	mA
				rms	-7.5	mA
		Total of POA, POB,		Peak value	-30	mA
		and P0C pins	and P0C pins		-15	mA
Low-level output current	loLNote	Each of P0A, P0B, and P0C		Peak value	15	mA
				rms	7.5	mA
		Each of P0D ar	nd POE	Peak value	30	mA
				rms	15	mA
		Total of POA, P	'0Β,	Peak value	100	mA
		P0C, P0D, and	P0E pins	rms	50	mA
Operating ambient temperature	Ta				-40 to +85	.c
Storage temperature	Tstg				-65 to +150	.c
Allowable dissipation	P∉	T <sub>A</sub> = 85 °C	28-pin pl	astic shrink DIP	140	mW
			28-pin pl	astic SOP	85	mW

Note Calculate a root-mean-square value as follows: [rms value] = [peak value] × √duty.

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

#### RECOMMENDED POWER VOLTAGE RANGE ( $T_A = -40 \text{ to } +85 \text{ 'C}$ )

Parameter	Symbol		Conditions				Unit
Supply voltage	Voo	CPU	fx = 400 kHz to 2 MHz	2.7		5.5	٧
	(except A/D con-	fx = 400 kHz to 4 MHz	3.6		5.5	٧	
		verter)	fx = 400 kHz to 8 MHz	4.5		5.5	٧
		A/D converter	Absolute accuracy: ±1.5 LSB,	4.0		5.5	٧
		:	2.5 V ≤ VREF ≤ VDD				



## DC CHARACTERISTICS (VDD = 2.7 to 5.5 V, TA = -40 to +85 °C)

Parameter	Symbol		Conditions		Min.	Тур.	Max.	Unit
High-level input	VIH1	P0A, P0B, P00	, P0D, P0E, and	0.7Vpb		VDD	٧	
voltage	V <sub>IH2</sub>	RESET, SCK,	SI, and INT		0.8VB		Voo	٧
	ViH3	XIN			Vpp - 0.5		Voo	V
Low-level input	VIL1	P0A, P0B, P00	, P0D, P0E, and	POF	0		0.3V <sub>DD</sub>	V
voltage	V <sub>IL2</sub>	RESET, SCK,	SI, and INT		0		0.2Vpp	٧
	Vils	XIN	•		0		0.4	٧
High-level output voltage	Vон	P0A, P0B, and	P0C	4.5 ≤ V <sub>DD</sub> ≤ 5.5 Іон = −1.0 mA	V <sub>DD</sub> - 0.3			٧
				2.7 ≤ V <sub>DD</sub> < 4.5 loн = -0.5 mA	V <sub>DD</sub> – 0.3			٧
Low-level output voltage	Vol1	P0A, P0B, P00	C, POD, and POE	4.5 ≤ V <sub>DD</sub> ≤ 5.5 lo <sub>L</sub> = 1.0 mA			0.3	٧
				2.7 ≤ V <sub>DD</sub> < 4.5 lo <sub>L</sub> = 0.5 mA			0.3	٧
	V <sub>OL2</sub>	P0D and P0E		4.5 ≤ V <sub>DD</sub> ≤ 5.5			1.0	٧
		loL = 15 mA		2.7 ≤ V <sub>DD</sub> < 4.5			2.0	٧
High-level input leakage current	Іцн	P0A, P0B, P0C	POA, POB, POC, POD, POE, POF, RESET, and INT VIN = VOD				3	μА
Low-level input leakage current	lin	POA, POB, POC	, POD, POE, POF,	-		-3	μΑ	
High-level output leakage current	Ісон	POA, POB, POC	, POD, and POE	Vout = Vdd	1		3	μΑ
Low-level output leakage current	luou	POA, POB, POC	, POD, and POE	Vout = 0 V		1112	-3	μΑ
Built-in pull-up	RPULL	POA, POB, and	P0A, P0B, and P0E				200	kΩ
resistanceNote 1		POD	POD			10	30	kΩ
Power supply	1001	Normal	fx = 8.0 MHz,	V <sub>DD</sub> = 5 V ±10%		5.5	8.0	mA
currentNote 2	•	operation	IX = 4.0 WI 12, VDD = 3 V ± 10/6			3.3	5.5	mA
		mode	fx = 2.0 MHz,	fx = 2.0 MHz, Vpp = 3 V ±10%		1.0	2.5	mA
			fx = 400 kHz	Voo = 5 V ±10%		2.0	4.7	mA
				V <sub>DD</sub> = 3 V ±10%		0.7	2.4	mA
	IDD2	HALT mode	fx = 8.0 MHz,	Voo = 5 V ±10%		3.5	5.0	mA
			fx = 4.0 MHz,	V <sub>DD</sub> = 5 V ±10%		2.7	4.1	mA
			fx = 2.0 MHz,	fx = 2.0 MHz, Vpp = 3 V ±10%		0.8	2.0	mA
			fx = 400 kHz	V <sub>DD</sub> = 5 V ±10%		1.8	3.8	mA
				V <sub>DD</sub> = 3 V ±10%		0.6	2.2	mA
	lpp3	STOP mode	V <sub>DD</sub> = 5 V ±10	%		12	50	μΑ
			$V_{DD} = 3 V \pm 10$	%		10	45	μΑ

Notes 1. Pull-up resistors are not incorporated for the P0F, RESET, and INT pins.

<sup>2.</sup> This current excludes the current which flows through the A/D converter and built-in pull-up resistors.




# AC CHARACTERISTICS (Vob = 2.7 to 5.5 V, $T_A = -40 \text{ to } +85 \text{ °C}$ )


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CPU clock cycle time	tov	V <sub>DD</sub> = 4.5 to 5.5 V	1.9		41	μs
(instruction execution time)	1	Voo = 3.6 to 5.5 V	3.9		41	μs
			7.9		41	μs
INT input frequency (TM0 count clock input)	fint		0		400	kHz
INT high/low level width	tinth,	V <sub>DD</sub> = 4.5 to 5.5 V	10			μs
(external interrupt input)	tintl		50			μs
RESET low-level width	tası	Voo = 4.5 to 5.5 V	10			μѕ
			50			μs
RLS low-level width	trusu	V <sub>DD</sub> = 4.5 to 5.5 V	10			μs
			50			μs

Remark tcy = 16/fx (fx: frequency of system clock oscillator)


## Interrupt input timing



# **RESET** input timing



# RLS input timing







SERIAL TRANSFER OPERATION (VDD = 2.7 to 5.5 V, TA = -40 to +85 °C)

Parameter	Symbol		Conditions		Min.	Тур.	Max.	Unit	
SCK cycle time	tĸcy	VDD = 4.5 to 5.5 V		2.0			μs		
	=				10			μs	
			R <sub>L</sub> = 1 kΩ, C <sub>L</sub> = 100 pF	V <sub>DD</sub> = 4.5 to 5.5 V	2.0			μs	
		Output	Dant Dant		8			μs	
		ŏ	Built-in pull-up resistor,	V <sub>DD</sub> = 4.5 to 5.5 V	32	***************************************		μs	
			C <sub>L</sub> = 100 pF		64			μs	
SCK high/low level	tкн,	tn du VDD = 4.5 to 5.5 V		1.0			μs		
width	tĸı.	Ĕ			5.0			μs	
				V <sub>DD</sub> = 4.5 to 5.5 V	txcy/2-0.6		***************************************	μs	
					txcy/2-1.2			μs	
			ō	Built-in pull-up resistor,	V <sub>DD</sub> = 4.5 to 5.5 V	tксу/2-12		ļ	μs
			C <sub>L</sub> = 100 pF		tксу/2-24			μs	
SI setup time (with respect to SCK1)	tsiĸ				100			ns	
SI hold time (with respect to SCK1)	tksi				100			ns	
Delay from SCK↓ to	tkso	RL:	= 1 kΩ, CL = 100 pF	V <sub>DD</sub> = 4.5 to 5.5 V			0.8	μs	
so							1.4	μs	
		1	lt-in pull-up resistor,	V <sub>DD</sub> = 4.5 to 5.5 V			14	μs	
		CL :	= 100 pF				26	μs	

Remark RL: a resistive load for the output line CL: a capacitive load for the output line





#### A/D CONVERTER CHARACTERISTICS (VDD = 4.5 to 5.5 V, TA = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution			8	8	8	bit
Absolute accuracyNote 1		2.5 V ≤ VREF ≤ VDD			±1.5	LSB
Conversion timeNote 2	tconv				25tcy	μѕ
Analog signal input voltage	Vadin		0		VREF	V
Reference input voltage	VREF		2.5		VDD	V
A/D converter circuit current	IADC	When A/D converter is operating		1.0	2.0	mA
VREF pin current	REF			0.1	0.3	mA

Notes 1. Absolute accuracy excluding quantization error (±0.5 LSB)

2. Time from conversion start instruction execution to conversion end (ADCEND = 1) (at fx = 8 MHz, 50  $\mu$ s)

Remark toy = 16/fx (fx: frequency of system clock oscillator)

## SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (VDD = 2.7 to 5.5 V, TA = -40 to +85 °C)

Resonator <sup>Note</sup>	Parameter	Conditions	Min.	Тур.~.	Max.	Unit
Ceramic resonator	Oscillation		0.39		2.04	MHz
	frequency (fx)	V <sub>DD</sub> = 3.6 to 5.5 V	0.39		4.08	MHz
	(1x)	V <sub>DD</sub> = 4.5 to 5.5 V	0.39		8.16	MHz

Note Do not use a resonator having an oscillation generation time of 2 ms or more.



DC PROGRAMMING CHARACTERISTICS (TA = 25 °C, VDD = 6.0 ±0.25 V, VPP = 12.5 ±0.5 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
High-level input	Vies	Except CLK	0.7Vpp		Voo	٧
voltage	VIH2	CLK	V <sub>DD</sub> - 0.5		Vop	٧
Low-level input	VILI	Except CLK	0		0.3Vpb	٧
voltage Viu		CLK	0		0.4	٧
Input leakage current	lu	VIN = VIL OF VIH			10	μΑ
High-level output voltage	Vон	Iон = -1 mA	Vop -1.0	,		V
Low-level output voltage	Vol	loL = 1.6 mA			0.4	V
V <sub>DD</sub> power supply current	loo				30	mA
V <sub>PP</sub> power supply current	l <sub>PP</sub>	MDo = VIL, MD1 = VIH			30	mA

Cautions 1. VPP must be under +13.5 V including overshoot.

2. VDD must be applied before VPP on and must be off after VPP off.


## AC PROGRAMMING CHARACTERISTICS (TA = 25 °C, $V_{DD} = 6.0 \pm 0.25 \text{ V}$ , $V_{PP} = 12.5 \pm 0.5 \text{ V}$ )

Parameter	Symbol	Note 1	Conditions	Min.	Тур.	Max.	Unit
Address setup time Note 2 to MD₀↓	tas	tas		2			μs
MD₁ setup time to MD₀↓	tmis	toes		2			μs
Data setup time to MD₀↓	tos	tos		2			μs
Address hold time Note 2 to MDo↑	tah	tan		2			μs
Data hold time to MD₀↑	tон	tон		2			μs
Data output float delay time from MDo↑	tor	tor		0		130	ns
V <sub>PP</sub> setup time to MD₃↑	tvps	tves		2			μs
Voo setup time to MD₃↑	tvos	tvcs		2			μs
Initial program pulse width	tew	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD₀ setup time to MD₁↑	tmos	tces		2			μs
Data output delay time from MD₀↓	tov	tov	MDo = MD1 = VIL			1	μs
MD₁ hold time to MD₀↑	tмзн	tоен		2			μs
MD₁ recovery time to MD₀↓	ŧ <sub>M1R</sub>	ton	tм₁н + tм₁я ≥ 50 <i>μ</i> s	2		,	μs
Program counter reset time	teca	-		10			μs
CLK input high, low level range	txH, txL	-		0.125			μs
CLK input frequency	fx	-				2	MHz
Initial mode set time	tı	_		2			μs
MD₃ setup time to MD₁↑	tмзs	-		2			μs
MD₃ hold time to MD₁↓	tмэн	_		2			μs
MD₃ setup time to MD₀↓	tмзsя	_		2			μs
Data output delay time from address Note 2	tdad	tacc				2	μs
Data output hold time from address Note 2	thad	tон	When reading program memory	0		130	ns
MD₃ hold time to MD₀↑	tмзня	-		2			μs
Data output float delay time from MD₃↓	tofR	_				2	μs
Reset setup time	tres	_		10			μs

Notes 1. Symbols used for  $\mu$ PD27C256A (The  $\mu$ PD27C256A is used only for maintenance.)


2. Internal address signal is incremented by one at the falling edge of the third CLK input.

#### Write program memory timing




Remark The dashed line indicates high-impedance.


#### Read program memory timing




#### 5. PACKAGE DRAWINGS

# 28 PIN PLASTIC SHRINK DIP (400 mil)








#### **NOTES**


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
A	28.46 MAX.	1.121 MAX.
В	2.67 MAX.	0.106 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020+0.004
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
ı	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
ĸ	10.16 (T.P.)	0.400 (T.P.)
L	8.6	0.339
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°
		D000 70 4000 4


S28C-70-400B-1


## 28 PIN PLASTIC SOP (375 mil)











P28GT-50-375B-1

#### NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	18.2 MAX.	0.717 MAX.
В	0.845 MAX.	0.034 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	0.40+0.10	0.016+0.004
E	0.125±0.075	0.005±0.003
F	2.9 MAX.	0.115 MAX.
G	2.50±0.2	0.098+0.009
Н	10.3±0.3	0.406+0.012
1	7.2±0.2	0.283+0.009
J	1.6±0.2	0.063±0.008
K	0.15+0.10	0.006±0.004
L	0.8±0.2	0.031+0.009
M	0.12	0.005
N	0.10	0.004

#### 6. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the  $\mu$ PD17P149.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

Table 6-1 Soldering Conditions for Surface-Mount Devices

 $\mu$ PD17P149GT: 28-pin plastic SOP (375 mil)

Soldering process	Soldering conditions	Recommended conditions
Infrared ray reflow	Peak package's surface temperature: 230 °C Reflow time: 30 seconds or less (at 210 °C or more) Number of reflow processes: 1 Exposure limitNote: 3 days (20 hours of pre-baking is required at 125 °C afterward.)	IR30-203-1
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Number of reflow processes: 1 Exposure limit <sup>Note</sup> : 3 days (20 hours of pre-baking is required at 125 °C afterward.)	VP15-203-1
Wave soldering	Solder temperature: 260 °C or less Flow time: 10 seconds or less Number of flow processes: 1 Preheating temperature: 120 °C max. (measured on the package surface)  Exposure limit Note: 3 days (20 hours of pre-baking is	WS60-203-1
	required at 125 °C afterward.)	
Partial heating method	Terminal temperature: 300 °C or less Heat time: 3 seconds or less (for one side of a device)	_

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

Caution Do not apply more than a single process at once, except for "Partial heating method."

Table 6-2 Soldering Conditions for Through Hole Mount Devices

μPD17P149CT: 28-pin plastic shrink DIP (400 mil)

Soldering process	Soldering conditions
Wave soldering (only for terminals)	Solder temperature: 260 °C or less Flow time: 10 seconds or less
Partial heating method	Terminal temperature: 300 °C or less Heat time: 3 seconds or less (for each terminal)

Caution In wave soldering, apply solder only to the terminals. Care must be taken that jet solder does not come in contact with the main body of the package.



## APPENDIX A. $\mu$ PD17145 SUB-SERIES PRODUCTS LIST

Product	μPD17145	μPD17147	μPD17149	μPD17P149			
ROM		Masked ROM		One-time PROM			
	2K bytes (1024 × 16 bits)	4K bytes (2048 × 16 bits)	8K bytes (4	096 × 16 bits)			
RAM	110 × 4 bits			-			
Stack	5 address stacks, 3 ir	terrupt stacks					
Number of I/O ports		23					
A/D converter input	4 channels (shared w	4 channels (shared with ports) with an absolute accuracy of ±1.5 LSB or less					
Timer	3 channels  • 2 channels for 8-bit timer counter (They can be used together as on timer.)  • 1 channel for 7-bit basic interval timer (can be used as a watchdog the second secon						
Serial interface	1 channel (3-wire type)						
Interrupt	Up to 3 levels of multiple hardware interrupt     1 external interrupt     (INT)						
Execution time of an instruction	2 μs (at fx = 8 MHz w	ith ceramic oscillation)					
Standby function	HALT/STOP	· Liverni					
POC circuit	Mask option  (Can be used in an application circuit where V <sub>DD</sub> is 5 V ±10% and the clock frequency (fx) ranges from 400 kHz to 4 MHz.)						
Supply voltage	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V (at fx} = 400 \text{ kHz to } 2 \text{ MHz)}$ $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V (at fx} = 400 \text{ kHz to } 8 \text{ MHz)}$						
Package	28-pin plastic shrink DIP (400 mil) 28-pin plastic SOP (375 mil)						

Note The INT pin can be used as an input pin (sensor input) when the external interrupt is not used. The status of the pin is read with the INT flag of the control register, not with the port register.

#### APPENDIX B. DEVELOPMENT TOOLS

The following support tools are available for developing programs for the  $\mu$ PD17P149.

#### Hardware

Name	Description
In-circuit emulator  [IE-17K  IE-17K-ETNote 1  EMU-17KNote 2	The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series. The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/AT <sup>TM</sup> through the RS-232-C interface. The EMU-17K is inserted into the extension slot of the PC-9800 series (host machine). Use the system evaluation board (SE board) corresponding to each product together with one of these in-circuit emulators. SIMPLEHOST ®, a man machine interface, implements an advanced debug environment.  The EMU-17K also enables user to check the contents of the data memory in real time.
SE board (SE-17145)	The SE-17145 is an SE board for the $\mu$ PD17145 sub-series. It is used solely for evaluating the system. It is also used for debugging in combination with the in-circuit emulator.
Emulation probe (EP-17K28CT)	The EP-17K28CT is an emulation probe for the 17K series 28-pin shrink DIP (400 mil).
Emulation probe (EP-17K28GT)	The EP-17K28GT is an emulation probe for the 17K series 28-pin SOP (375 mil). Use this probe together with the conversion adapter EV-9500GT-28Note 3, to check the target system with the corresponding SE board.
Conversion adapter (EV-9500GT-28Note 3)	The EV-9500GT-28 is an adapter for the 28-pin SOP (375 mil). Use this conversion adapter to connect the emulation probe, EP-17K28GT, to the target system.
PROM Programmer  AF-9703Note 4  AF-9705Note 4  AF-9705Note 4  AF-9706Note 4	The AF-9703, AF-9704, AF-9705, and AF-9706 are PROM writers for the $\mu$ PD17P149. Use one of these PROM writers with the program adapter, AF-9808M, to program the $\mu$ PD17P149.
Programmer adapterNote 4 (AF-9808M)	The AF-9808M is a socket unit for the $\mu$ PD17P149. It is used with the AF-9703, AF-9704, AF-9705, or AF-9706.

Notes 1. Low-end model, operating on an external power supply

- 2. The EMU-17K is a product of I.C Corporation. Contact I.C Corporation. (Tokyo, 03-3447-3793) for details.
- 3. An EP-17K28GT is supplied together with two EV-9500GT-28s. A set of five EV-9500GT-28s is also available.
- 4. The AF-9703, AF-9704, AF-9705, and AF-9806 are products of Ando Electric Co., Ltd. Contact Ando Electric Co., Ltd. (Tokyo, 03-3733-1163) for details.

.

#### Software

Name	Description	Host machine	os		Distribution media	Part number
17K series assembler (AS17K)	AS17K is an assembler applicable to the 17K series.	PC-9800 series	MS-DOS <sup>TM</sup>		5.25-inch, 2HD	μS5A10AS17K
	In developing $\mu$ PD17P149 programs, AS17K is used in combination with a device file (AS17145).				3.5-inch, 2HD	μS5A13AS17K
		IBM PC/AT	PC DOSTM		5.25-inch, 2HC	μS7B10AS17K
				3.5		μS7B13AS17K
Device file (AS17145)	AS17145 is a device file for the μPD17145, μPD17147, and μPD17149. This is used together with the assembler (AS17K) which is applicable to the 17K series.	PC-9800 series	MS-DOS		5.25-inch, 2HD	μS5A10AS17145
					3.5-inch, 2HD	μS5A13AS17145
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10AS17145
					3.5-inch, 2HC	μS7B13AS17145
Support software (SIMPLEHOST)	SIMPLEHOST, running on the Windows <sup>TM</sup> , provides man-machine-interface in developing programs by using a personal computer and the in-circuit emulator.	PC-9800 series	MS-DOS	Windows	5.25-inch, 2HD	μS5A10IE17K
					3.5-inch, 2HD	μS5A13IE17K
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10IE17K
					3.5-inch, 2HC	μS7B13IE17K

Remark The following table lists the versions of the operating systems described in the above table.

os	Versions				
MS-DOS	Ver. 3.30 to Ver. 5.00ANote				
PC DOS	Ver. 3.1 to Ver. 5.0Note				
Windows	Ver. 3.0 to Ver. 3.1				

Note MS-DOS versions 5.00 and 5.00A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages.

#### Cautions on CMOS Devices

(1) Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged.

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

② CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

3 Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

SIMPLEHOST is a registered trademark of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94,11