

16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The μ PD2118 is a single +5V power supply, 16384 word by 1 bit Dynamic MOS RAM. The μ PD2118 achieves high speed with low power dissipation by the use of single transistor dynamic storage cell design and advanced dynamic circuitry. This circuit design results in the minimizing of current transients typical of dynamic RAMS. This in turn results in high noise immunity of the μ PD2118 in a system environment. By using a multiplexing technique, the μ PD2118 can be packaged in an industry standard 16-Pin Dip utilizing 7 address input pins for the 14 address bits required. The two 7 bit address words are referred to as the ROW and COLUMN address. Two TTL clocks, ROW address strobe (RAS) and COLUMN address strobe (CAS) latch these two words into the μ PD2118. Non-critical timing requirements for RAS and CAS permit high systems performance without placing difficult constraints upon the multiplexing control circuitry.

The μ PD2118 has a three-state output controlled by CAS, independent of RAS. Following a valid read or read-modify-write cycle, data will be held in the output by holding CAS low. Returning CAS to a high state will result in the data out pin reverting to the high impedance mode. Use of this CAS controlled output means that the μ PD2118 can perform hidden refresh by holding CAS low to maintain latch data output while using RAS to execute RAS-only-refresh cycles.

The use of single transistor storage cell circuitry requires that data be periodically refreshed. Refreshing can be accomplished by performing RAS-only-refresh cycles, hidden refresh cycles or normal read or write cycles on each of the 128 address combinations of A0 through A6 during a 2 ms period. The write cycle will refresh stored data on all bits of the selected row, except that the bit which is addressed will be modified to reflect the data input.

FEATURES

- Single +5V Supply, ±10% Tolerance
- Low Power: 138 mW Max Operating
 - 16 mW Max Standby
- Low VDD Current Transients
- All Inputs, Including Clocks, TTL Compatible
- <u>Non-Latched Output is Three-State</u>
- RAS-Only-Refresh
- 128 Refresh Cycles Required
- Page Mode Capability
- CAS Controlled Output Allows Hidden Refresh

P/N	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD2118	150 ns	320 ns	410 ns
μPD2118-2	120 ns	270 ns	345 ns
μPD2118-3	100 ms	235 ns	295 ns

PIN CONFIGURATION

1 2 3 4 5 6 7	μPD 2118	16 15 14 13 12 11	Vss CAS DOUT A6 A3 A4 A5
7 8		10 9	□ ^5 □ NC
_			

PIN NAMES

A0-A6	ADDRESS INPUTS
CAS	COLUMN ADDRESS STROBE
DIN	DATA IN
DOUT	DATA OUT
WE	WRITE ENABLE
RAS	ROW ADDRESS STROBE
V _{DD}	POWER (+5V)
V _{SS}	GROUND



Ambient Temperature Under Bias	10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin Relative to VSS	2.0 to +7.5V
Data Out Current	
Power Dissipation	1.0W

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ABSOLUTE MAXIMUM RATINGS*

.

DC CHARACTERISTICS READ, WRITE, AND READ MODIFY WRITE CYCLES^①

$T_a = 0^{\circ}$ C to 70°C, V _{DD} = 5V	/ ± 10%, V _{SS} =	0V, unless ot	herwise i	noted.			
			L	IMITS			
PARAMETER		SYMBOL	SYMBOL MIN MAX UNIT		TEST CONDITIONS	NOTES	
Input Load Current		¹ ει		10	μA	VIN = VSS to VDD	
Output Leakage Current for High Impedance State		1LO		10	μA	Chip Deselected CAS at VIH, VOUT = 0 to 5.5V	
V _{DD} Supply Current (Standby)		וססי		3	mA	CAS and RAS at V _{IH}	
VDD Supply Current	µPD2118-3	IDD2		25	mA		
(Operating)	µPD2118-2	IDD2		22	mA	TRC = TRC Min	2
	µPD2118-0	IDD2		22	mA		
VDD Supply Current	μPD2118-3	IDD3		20	mA		
(RAS-Only Cycle)	µPD2118-2	IDD3		18	mA		2
	μPD2118-0	IDD3		18	mA	TRC = TRC Min	
VDD Supply Current Page	µPD2118-3	^I DD4		20	mA		
Mode, Maximum tpC	µPD2118-2	IDD4		17	mA		2
Minimum tCAS	μPD2118-0	¹ DD4		15	mA		
VDD Supply Current (Standby, Output Enabled)		^I DD5		4	mA	CAS at VIL, RAS at VIH	2
Input Low Voltage		VIL	-2.0	0.8	v		
Input High Voltage		v _{IH}	2.4	7.0	v		
Output Low Voltage		VOL		0,4	v	IOL = 4.2 mA	
Output High Voltage		∨он	2.4			I _{ОН} = -5 m А	

Notes: 1 All voltages referenced to VSS.

2 IDD is dependent on output loading when the device output is selected. Specified IDD Max is measured with the output open.

CAPACITANCE

 $T_a = 25^{\circ}C$, VDD = 5V ± 10%, VSS = 0V, unless otherwise noted.

SYMBOL	PARAMETER	TYP	MAX	UNIT
CI1	Address, Data In	3	5	pF
CI2	RAS, WE	4	7	pF
CI3	CAS	6	10	pF
C0	Data Out	4	7	pF

NOTES: ① Capacitance measured with Boonton meter or effective capacitance calculated from the Equation C = $1\Delta T/\Delta V$ with ΔV equal to 3V and power supplies at nominal levels.

 $T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

AC CHARACTERISTICS^{(123*}

•

SYMBOL PARAMETER MIN MAX MIN MAX MIN MAX MIN MAX UNIT NOTES IRAC Access Time From RAS 100 120 150 ns ④ ⑤ t_RC Access Time From RAS 50 65 80 ns ④ ⑤ ⑥ t_RP RAS Precharge Time 110 120 135 ns - 0 0 0 0 0 0 0 ns - 0 0 0 ns - - 0 0 0 ns - - 0 0 ns - - 0 0 ns - - - 0 0 0 ns - - - 0 0 0 ns - - - - 0 0 0 ns - - - - - - - - - - <			μPD	118-3 μPD2118-2		μPD2118-0				
tRAC Access Time From RAS 100 120 150 ns ④ ⑤ tCAC Access Time From CAS 50 65 80 ns ④ ⑤ ⑥ tREF Time Between Refresh 2 2 2 ms 0 ⑤ 0 <th>SYMBOL</th> <th>PARAMETER</th> <th>MIN</th> <th>MAX</th> <th>MIN</th> <th>MAX</th> <th>MIN</th> <th>МАХ</th> <th>UNIT</th> <th>NOTES</th>	SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	МАХ	UNIT	NOTES
tCAC Access Time From CAS 50 65 80 ns ④ ⑤ ⑥ 0<	^t RAC	Access Time From RAS		100		120		150	ns	45
tREF Time Between Refresh 2 2 2 ms tRP RAŠ Precharge Time 110 120 135 ns tCPN CAŠ Precharge Time (non-page- mode cycles) 50 55 70 ns tCRP CAS to RAŠ Precharge Time 0 0 0 ns tCRP CAS to RAŠ Precharge Time 0 0 0 ns tRCD RAŠ to CAŠ Delay Time 20 50 20 55 25 70 ns tRAH RAŠ Hold Time 10 135 165 ns 10 tASR Row Address Set-Up Time 0 0 0 ns 110 tASR Row Address Set-Up Time 0 0 0 ns 110 tASC Column Address Hold Time 15 15 20 ns 114A tCAH Column Address Hold Time, to RAS 65 70 90 ns 114A tCAH Column Address Hold Time, to RAS 1	^t CAC	Access Time From CAS		50		65		80	ns	4 5 6
trp RAS Precharge Time 110 120 135 ns tCPN CAS Precharge Time 10 120 135 ns tCPN CAS Precharge Time 0 0 55 70 ns tCRP CAS to RAS Precharge Time 0 0 0 ns tRCD RAS to CAS Delay Time 20 50 20 55 25 70 ns tRCD RAS Hold Time 65 85 105 ns tRSH RAS Hold Time 10 135 165 ns tASR Row Address Hold Time 10 10 15 ns tASC Column Address Hold Time 15 15 20 ns tCAH Column Address Hold Time, to FAS 70 90 ns tCAF Column Address Hold Time, to FS 70 <t< td=""><td>^tREF</td><td>Time Between Refresh</td><td></td><td>2</td><td></td><td>2</td><td></td><td>2</td><td>ms</td><td></td></t<>	^t REF	Time Between Refresh		2		2		2	ms	
tCPN CAS Precharge Time 50 55 70 ns tCRP CAS to RAS Precharge Time 0 0 0 0 ns tCRP CAS to RAS Precharge Time 0 0 0 0 ns tRCD RAS to CAS Delay Time 20 50 20 55 25 70 ns (7) tRSH RAS Hold Time 10 135 165 ns (7) <td>^tRP</td> <td>RAS Precharge Time</td> <td>110</td> <td></td> <td>120</td> <td></td> <td>135</td> <td></td> <td>ns</td> <td></td>	^t RP	RAS Precharge Time	110		120		135		ns	
t_CRP CAS to RAS Precharge Time 0 0 0 ns tRCD RAS to CAS Delay Time 20 50 20 55 25 70 ns ① tRSH RAS hold Time 65 85 105 ns ① tCSH CAS Hold Time 110 135 166 ns ① tCSH CAS Hold Time 110 135 166 ns ① tASR Row Address Set-Up Time 0 0 0 ns ① tASR Column Address Hold Time 15 15 20 ns ① tCAH Column Address Hold Time 15 15 20 ns ① tAR Column Address Hold Time, to RAS 65 70 90 ns ① tT Transition Time (Rise and Fall) 3 50 3 50 ns ⑧ tCFF Output Buffer Tum Off Delay 0 45 0 50 0 60	^t CPN	CAS Precharge Time (non-page- mode cycles)	50		55		70		ns	
tRCD RA\$ to CA\$ Delay Time 20 50 20 55 25 70 ns ① tRSH RA\$ Hold Time 66 85 105 ns … <	^t CRP	CAS to RAS Precharge Time	0		0		0		ns	
tRSH RAS Hold Time 65 85 105 ns tCSH ČAŠ Hold Time 110 135 165 ns tASR Row Address Set-Up Time 0 0 0 ns tRAH Row Address Set-Up Time 0 0 0 ns tRAH Row Address Hold Time 10 10 15 ns tASC Column Address Hold Time 0 0 0 ns tCAH Column Address Hold Time 15 15 20 ns tAR Column Address Hold Time, to RAS 65 70 90 ns tT Transition Time (Rise and Fall) 3 50 3 50 ns tQFF Output Buffer Tum Off Delay 0 45 0 50 0 60 ns tRAS Radom Read Cycle Time 235 270 320 ns 10,000 ns tRAS RAS Pulse Width 115 10,000 175 10,000<	^t RCD	RAS to CAS Delay Time	20	50	20	55	25	70	ns	\bigcirc
t_{CSH CAS Hold Time 110 135 165 ns t_{ASR Row Address Set-Up Time 0 0 0 0 ns t_RAH Row Address Hold Time 10 10 15 ns t_RAH Row Address Hold Time 10 10 15 ns t_CAH Column Address Hold Time 0 0 0 ns t_CAH Column Address Hold Time 15 15 20 ns t_AR Column Address Hold Time 65 70 90 ns t_AR Column Address Hold Time 65 70 90 ns t_T Transition Time (Rise and Fall) 3 50 3 50 ns (8) t_OFF Output Buffer Turn Off Delay 0 45 0 50 0 60 ns t_RAS RAdO Read Cycle Time 235 270 320 ns 1 t_RAS RAS Puise Wridth 115 10,	^t RSH	RAS Hold Time	65		85		105		ns	
tASR Row Address Set-Up Time 0 0 0 ns tRAH Row Address Hold Time 10 10 15 ns tASC Column Address Hold Time 0 0 0 ns tASC Column Address Hold Time 15 15 20 ns tCAH Column Address Hold Time 15 15 20 ns tAR Column Address Hold Time, to RAS 65 70 90 ns tT Transition Time (Rise and Fall) 3 50 3 50 ns (8) tOFF Output Buffer Turn Off Delay 0 45 0 50 0 60 ns READ AND REFRESH CYCLES tRC Random Read Cycle Time 235 270 320 ns 1 tRAS RAS Pulse Width 115 10,000 175 10,000 ns tRAS RAS Pulse Width 60 10,000 80 10,000 ns	^t CSH	CAS Hold Time	110		135		165		ns	
tRAH Row Address Hold Time 10 10 15 ns tASC Column Address Set-Up Time 0 0 0 0 ns tCAH Column Address Hold Time 15 15 20 ns tAR Column Address Hold Time, to RAS 65 70 90 ns tT Transition Time (Rise and Fall) 3 50 3 50 0 60 ns tOFF Output Buffer Turn Off Delay 0 45 0 50 0 60 ns tRC Random Read Cycle Time 235 270 320 ns 8 tRAS RAS Pulse Width 115 10,000 140 10,000 ns 10 tRCS Read Command Set-Up Time 0 0 0 0 ns 11 tRCH Read Command Hold Time 0 0 0 0 ns	tASR	Row Address Set-Up Time	0		0		0		ns	
tASC Column Address Set-Up Time 0 0 0 ns tCAH Column Address Hold Time 15 15 20 ns tAR Column Address Hold Time, to RAS 15 15 20 ns tT Transition Time (Rise and Fall) 3 50 3 50 ns tOFF Output Buffer Turn Off Delay 0 45 0 50 60 ns READ AND REFRESH CYCLES tRC Random Read Cycle Time 235 270 320 ns tRAS RAS Pulse Width 115 10,000 175 10,000 ns tRAS RAS Pulse Width 115 10,000 80 10,000 ns tRCS Read Command Set-Up Time 0 0 0 ns 1 tRCH Read Command Hold Time 0 0 0 ns 1	^t RAH	Row Address Hold Time	10		10		15		ns	
tCAH Column Address Hold Time 15 15 20 ns tAR Column Address Hold Time, to RAS 65 70 90 ns tT Transition Time (Rise and Fall) 3 50 3 50 ns (8) tOFF Output Buffer Turn Off Delay 0 45 0 50 0 60 ns READ AND REFRESH CYCLES tRC Random Read Cycle Time 235 270 320 ns (10,000) ns (10,000) ns (10,000) ns (10,000) ns (11,0,000) (11,0,000) ns (11,0,000) (11,0,000) (11,0,000) (11,0,000) <td< td=""><td>^tASC</td><td>Column Address Set-Up Time</td><td>0</td><td></td><td>0</td><td></td><td>0</td><td></td><td>ns</td><td></td></td<>	^t ASC	Column Address Set-Up Time	0		0		0		ns	
t_AR Column Address Hold Time, to RAS 65 70 90 ns t_T Transition Time (Rise and Fall) 3 50 3 50 3 50 ns (8) t_OFF Output Buffer Turn Off Delay 0 45 0 50 0 60 ns READ AND REFRESH CYCLES t_RC Random Read Cycle Time 235 270 320 ns 10000 ns tRAS RAS Pulse Width 115 10,000 140 10,000 175 10,000 ns tRCS Read Command Set-Up Time 0 0 0 ns 1 tRCH Read Command Hold Time 0 0 0 ns 1	^t CAH	Column Address Hold Time	15		15		20		ns	
tT Transition Time (Rise and Fall) 3 50 3 50 3 50 ns Image: Second Seco	^t AR	Column Address Hold Time, to RAS	65		70		90		ns	
tOFF Output Buffer Turn Off Delay 0 45 0 50 0 60 ns READ AND REFRESH CYCLES tRC Random Read Cycle Time 235 270 320 ns tRAS RAS Pulse Width 115 10,000 140 10,000 175 10,000 ns tCAS CAS Pulse Width 60 10,000 80 10,000 95 10,000 ns tRCS Read Command Set-Up Time 0 0 0 ns 0 tRCH Read Command Hold Time 0 0 0 ns 0	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
READ AND REFRESH CYCLES tRC Random Read Cycle Time 235 270 320 ns tRAS RAS Pulse Width 115 10,000 140 10,000 175 10,000 ns tCAS CAS Pulse Width 60 10,000 80 10,000 95 10,000 ns tRCS Read Command Set-Up Time 0 0 0 ns 1 tRCH Read Command Hold Time 0 0 0 ns 1	tOFF	Output Buffer Turn Off Delay	0	45	0	50	0	60	ns	
tRC Random Read Cycle Time 235 270 320 ns tRAS RAS Pulse Width 115 10,000 140 10,000 175 10,000 ns tCAS CAS Pulse Width 60 10,000 80 10,000 95 10,000 ns tRCS Read Command Set-Up Time 0 0 0 ns		RI	AD AN	D REFR	ЕЅН СҮ	CLES				
tRAS RAS Pulse Width 115 10,000 140 10,000 175 10,000 ns tCAS CAS Pulse Width 60 10,000 80 10,000 95 10,000 ns tRCS Read Command Set-Up Time 0 0 0 ns tRCH Read Command Hold Time 0 0 0 ns	^t RC	Random Read Cycle Time	235		270		320		ns	
tCAS CAS Pulse Width 60 10,000 80 10,000 95 10,000 ns tRCS Read Command Set-Up Time 0 0 0 ns 0 ns 0 ns 0 0 0 ns 0 0 ns 0 <	^t RAS	RAS Pulse Width	115	10,000	140	10,000	175	10,000	ns	
tRCS Read Command Set-Up Time 0 0 0 ns tRCH Read Command Hold Time 0 0 0 ns	tCAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	
t _{RCH} Read Command Hold Time 0 0 0 ns WRITE CYCLE	^t RCS	Read Command Set-Up Time	0		0		0		ns	
WRITE CYCLE	^t RCH	Read Command Hold Time	0		0		0		· ns	
			W	RITE CY	CLE					
tRC Random Write Cycle Time 235 270 320 ns	^t RC	Random Write Cycle Time	235		270		320		ns	
tRAS RAS Pulse Width 115 10,000 140 10,000 175 10,000 ns	^t RAS	RAS Pulse Width	115	10,000	140	10,000	175	10,000	ns	
tCAS CAS Pulse Width 60 10,000 80 10,000 95 10,000 ns	^t CAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	
tWCS Write Command Set-Up Time 0 0 0 ns (9)	tWCS	Write Command Set-Up Time	0		0		0		ns	9
tWCH Write Command Hold Time 30 35 45 ns	^t WCH	Write Command Hold Time	30		35		45		ns	
tWCR Write Command Hold Time, 80 90 115 ns to RAS	tWCR	Write Command Hold Time, to RAS	80		90		115		ns	
twp Write Command Pulse Width 35 40 50 ns	tWP	Write Command Pulse Width	35		40		50		ns	
tRWL Write Command to RAS Lead 70 90 110 ns	^t RWL	Write Command to RAS Lead	70		90		110		ns	
t _{CWL} Write Command to CAS Lead 65 85 100 ns Time Time <td>tCWL</td> <td>Write Command to CAS Lead</td> <td>65</td> <td></td> <td>85</td> <td></td> <td>100</td> <td></td> <td>ns</td> <td></td>	tCWL	Write Command to CAS Lead	65		85		100		ns	
tDS Data-In Set-Up Time 0 0 0 ns	tDS	Data-In Set-Up Time	0		0		0		ns	
tDH Data-In Hold Time 30 35 45 ns	^t DH	Data-In Hold Time	30		35		45		ns	
tDHR Data-In Hold Time, to RAS 80 90 115 ns	^t DHR	Data-In Hold Time, to RAS	80		90		115		ns	
READ-MODIFY-WRITE CYCLE		RE	AD-MO	DIFY-WR	ITE CY	CLE				
tRWC Read-Modify-Write Cycle Time 295 345 410 ns	^t RWC	Read-Modify-Write Cycle Time	295		345		410		ns	
tRRW RMW Cycle RAS Pulse Width 175 10,000 215 10,000 265 10,000 ns	^t RRW	RMW Cycle RAS Pulse Width	175	10,000	215	10,000	265	10,000	ns	
tCRW RMW Cycle CAS Pulse Width 120 10,000 155 10,000 185 10,000 ns	^t CRW	RMW Cycle CAS Pulse Width	120	10,000	155	10,000	185	10,000	ns	
t _{RWD} RAS to WE Delay 100 120 150 ns (9)	^t RWD	RAS to WE Delay	100		120		150		ns	9
tCWD CAS to WE Delay 50 65 80 ns 9	tCWD	CAS to WE Delay	50		65		80		ns	9
PAGE MODE CYCLE			PA	GE MOD	E CYCI	.Е				
tec Page Mode Read or Write Cycle 130 160 190 ns										
tPCM Page Mode Read-Modify-Write 190 235 280 ns	tecm	Page Mode Read-Modify-Write	190		235		280		ns	
top CAS Precharge Time, Page Cycle 60 70 85 ns	tCP	CAS Precharge Time. Page Cycle	60		70		85		ns	
TRPM RAS Pulse Width, Page Mode 125 10,000 150 10,000 175 10,000 ns	TRPM	RAS Pulse Width, Page Mode	125	10,000	150	10,000	175	10,000	ns	
t _{CAS} CAS Pulse Width 60 10,000 80 10,000 95 10,000 ns	tCAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	

*NOTES: See page 7.

READ CYCLE



WRITE CYCLE vie RAS VIL - TCSH 10 ICRP Vін LCAS CAS 1) IASR - tRA 1ASC .0 V_{IN} ADDRESSES ROW CÓLUMN ADDRESS VIL we ν. WCR -- 19 '0S-тон 🔞-100 DIN ∿ե₀ DOUT VOH VOL HIGH

READ-MODIFY-WRITE CYCLE



NOTES: See page 7.

TIMING WAVEFORMS (CONT.)



TIMING WAVEFORMS (CONT.)

PAGE MODE READ-MODIFY-WRITE CYCLE



Notes: 1 All voltages referenced to VSS.

- ② Eight cycles are required after power-up or prolonged periods greater than 2 ms of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- ③ AC Characteristics assume t_T = 5 ns.
- (4) Assume that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than t_{RCD} (max), then t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max).
- 5 Load = 2 TTL loads and 100pF.
- ⑥ Assumes t_{RCD} ≥ t_{RCD} (max).
- \bigcirc 1_{RCD} (max) is specified as a reference point only: if t_{RCD} is less than t_{RCD} (max) access time is t_{RAC}. If t_{RCD} is greater than t_{RCD} (max) access time is t_{RCD} + t_{CAC}.
- (8) TT is measured between VIH (min) and VIL (max).
- (i) to Solve the condition of the con
- (1) VIH min and VIL max are reference levels for measuring timing of input signals.
- 12 13 VOH min and VOL max are reference levels for measuring timing of DOUT.
 - (A) topp is measured to $I_{OUT} < II_{LO}$.
 - (5) tDS and tDH are referenced to CAS or WE, whichever occurs last.
 - (6) tBCH is referenced to the trailing edge of CAS or RAS, whichever occurs first.
 - TCRP requirements is only applicable for RAS/CAS cycles preceeded by a CAS-
 - only cycle (i.e., for systems where CAS has not been decoded with RAS).

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during a $\overline{RAS}/\overline{CAS}$ operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time. Device access time, tACC, is the longer of the two calculated intervals tACC = tRAC or tACC = tRCD + tCAC.

Access time from RAS, tRAC, and access time from CAS, tCAC, are device parameters. Row to column address strobe delay time, tRCD, are system dependent timing parameters. For example, substituting the device parameters of the μ PD2118-3 yields tACC = tRAC = 100 nsec for 20 nsec \leq tRCD \leq 50 nsec, but tACC = tRCD + tCAC = tRCD + 50 for tRCD >50 nsec.

Note that if 20 nsec \leq tRCD \leq 50 nsec device access time is determined by the first equation and is equal to tRAC. If tRCD >50 nsec, access time is determined by the second equation. This 30 nsec interval (shown in the tRCD inequality in the first equation) in which the falling edge of CAS can occur without affecting access time is provided to allow for system timing skew in the generation of CAS.

μ PD2118

Each of the 128 rows of the μ PD2118 must be refreshed every 2 milliseconds to maintain data. Any memory cycle (read, write, or RAS only) refreshes the selected row as defined by the low order (RAS) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A \overline{RAS} -only refresh cycle is the recommended technique for most applications to provide for data retention. A \overline{RAS} -only refresh cycle maintains the DOUT in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

RAS and CAS have minimum pulse widths as defined by tRAS and tCAS respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle once begun by bringing RAS and/or CAS low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, tRP, has been met.

RAS/CAS TIMING

DATA OUTPUT

OPERATION

Data Output (D_{OUT}), which has three-state capability, is controlled by \overline{CAS} . During \overline{CAS} high state (\overline{CAS} at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Type of Cycle	DOUT State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
RAS-Only Refresh Cycle	HI-Z
CAS-Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the μ PD2118 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overline{CAS} at VIL and taking \overline{RAS} high and after a specified precharge period (tRP) executing a " \overline{RAS} -Only" refresh cycle, but with \overline{CAS} held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

REFRESH CYCLES

POWER ON The µPD2118 requires no power on sequence. After the application of the V_{DD} supply, or after extended periods of bias (greater than 2 ms) without clocks, the device must perform a minimum of eight (8) initialization cycles (any combination of cycles containing a RAC clock such as RAS-only refresh) prior to normal operation.

The V_{DD} current (I_{DD}) requirement of the μ PD2118 during power on is, however, dependent upon the input levels of RAS and CAS. If the input levels of these clocks are at V_{IH} or V_{DD}, whichever is lower, the I_{DD} requirement per device is I_{DD1} (I_{DD} standby). If the input levels for the two clocks are lower than V_{IH} or V_{DD}, the I_{DD} requirement will be greater than I_{DD1}. For large systems, this current requirement for I_{DD} could be substantially more than that for which the system has been designed. A system which has been designed assuming the majority of devices to be operating in the refresh/standby mode may produce sufficient I_{DD} loading such that the power supply might current limit. To assure that the system will not experience such loading during power on, a pullup resistor for each clock input to V_{DD} to maintain the non-selected current level (I_{DD1}) for the power supply is recommended.







	Plastic	
ITEM	MILLIMETERS	INCHES
A	194 MAX	0 76 MAX
8	0.81	0 0 3
с	2 54	0.10
D	05	0.02
E	17 78	070
F	13	0 051
G	2 54 MIN	0.10 MIN
н	0.5 MIN	0.02 MIN
1	4 05 MAX	0 16 MAX
J	4 55 MAX	0 18 MAX
к	7 62	0 30
L	64	0 25
м	0 25 + 0.10 - 0.05	001

2118DS-12-80-CAT