# **NEC Microcomputers, Inc.**

**NEC** μ PD2147-2 μ PD2147-3 μ PD2147-5

## 4096 x 1 BIT STATIC RAM

The  $\mu$ PD2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. The result is low standby power dissipation without the need for clocks, address setup and hold times. In addition, data rates are not reduced due to cycle times that are longer than access times.

 $\overline{\text{CS}}$  controls the power down feature. In less than a cycle time after  $\overline{\text{CS}}$  goes high — deselecting the  $\mu\text{PD}2147$  — the part automatically reduces its power requirements and remains in this lower power standby mode as long as  $\overline{\text{CS}}$  remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.


The  $\mu$ PD2147 is placed in an 18-pin ceramic package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data. A data input and a separate three-state output are used.

#### **FEATURES**

- Scaled NMOS Technology
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output
- Available in a Standard 18-Pin Ceramic Package
- 2 Performance Ranges:

|           | MAX         | SUPPLY CURRENT |         |  |  |
|-----------|-------------|----------------|---------|--|--|
|           | ACCESS TIME | ACTIVE         | STANDBY |  |  |
| μPD2147-2 | 70 ns       | 160 mA         | 20 mA   |  |  |
| μPD2147-3 | 55 ns       | 160 mA         | 20 mA   |  |  |
| μPD2147-5 | 45 ns       | 160 mA         | 20 mA   |  |  |

#### PIN CONFIGURATION




#### PIN NAMES

| A0-A11 | Address Inputs |
|--------|----------------|
| WE     | Write Enable   |
| CS     | Chip Select    |
| DIN    | Data Input     |
| DOUT   | Data Output    |
| VCC    | Power (+5V)    |
| GND    | Ground         |
|        |                |

#### TRUTH TABLE

| cs | WE | WE MODE OUTPUT |        | POWER   |  |
|----|----|----------------|--------|---------|--|
| Н  | Х  | Not Selected   | High Z | Standby |  |
| L  | L  | Write          | High Z | Active  |  |
| L  | Н  | Read           | DOUT   | Active  |  |



**BLOCK DIAGRAM** 

 Operating Temperature
 - 10° C to +85° C

 Storage Temperature
 - 65° C to +150° C

 Voltage on Any Pin
 - 3.5V to +7 Volts ①

 DC Output Current
 20 mA

 Power Dissipation
 1.2 W

 Note: ① with respect to ground

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ ;  $V_{CC} = +5 \text{V } \pm 10\%$ , unless otherwise noted.

|   |                   | LIMITS |      |      |      |   |  |
|---|-------------------|--------|------|------|------|---|--|
| PARAMETER                                 | SYMBOL            | MIN    | түр@ | MAX  | UNIT | TEST C  | ONDITIONS  |
| Input Load<br>Current (All<br>Input Pins) | ել                |        | 0.01 | 10   | μΑ   | V <sub>CC</sub> = Max                         | c, V <sub>IN</sub> = GND to                            |
| Output Leakage<br>Current                 | اده               |        | 0.01 | 10   | μА   |   | V <sub>CC</sub> = Max,<br>ND to V <sub>CC</sub>        |
| Operating Current                         | loo               |        | 120  | 150  | mA   | T <sub>a</sub> = 25°C                         | V <sub>CC</sub> = Max,<br>CS = V <sub>IL</sub> ,       |
| Operating Current                         | ¹cc               |        |      | 160  | mA   |   | Outputs Open   |
| Standby Current                           | ISB               |        | 12   | 20   | mA   | V <sub>CC</sub> = Mir<br>CS = V <sub>IH</sub> | to Max,  |
| Peak Power-On<br>Current                  | I <sub>PO</sub> ③ |        | 25   | 50   | mA   |   | D to V <sub>CC</sub> = Min,<br>r of V <sub>CC</sub> or |
| Input Low<br>Voltage                      | VIL               | -3.0   |      | 0.8  | ٧    |   |  |
| Input High<br>Voltage                     | ∨ін               | 2.0    |      | 6.0  | V    |   |  |
| Output Low<br>Voltage                     | VOL               |        |      | 0.4  | ٧    | IOL = 8 m                                     | A  |
| Output High<br>Voltage                    | VOH               | 2.4    |      |      | ٧    | IOH = -4.0                                    | ) mA   |
| Output Short<br>Circuit Current           | los               | -150   |      | +150 | mA   | VOUT = G                                      | IND to VCC   |

DC CHARACTERISTICS

Notes: ① The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

Typical limits are V<sub>CC</sub> = 5V, T<sub>a</sub> = +25°C, and specified loading.

ICC exceeds ISB maximum during power on. A pull-up resistor to VCC on the CS input is required to keep the device deselected; otherwise, power-on current approaches ICC active.

CAPACITANCE  $T_a = 25^{\circ}C$ ; f = 1.0 MHz

|                    |        | LIMITS |     |     |      |                       |
|--------------------|--------|--------|-----|-----|------|-----------------------|
| PARAMETER          | SYMBOL | MIN    | TYP | MAX | UNIT | TEST CONDITIONS       |
| Input Capacitance  | CIN    |        |     | 5   | pF   | V1N = 0V              |
| Output Capacitance | COUT   |        |     | 6   | pF   | V <sub>OUT</sub> = 0V |


Note: (1) This parameter is sampled and not 100% tested.

#### AC TEST CONDITIONS

Output Load . . . . . . . . . . . See Figure 1


#### AC CHARACTERISTICS **READ CYCLE**

 $T_a = 0^{\circ} C$  to  $+70^{\circ} C$ ;  $V_{CC} = +5 V \pm 10\%$  unless otherwise noted. LIMITS μPD2147-2 μPD2147-5 μPD2147-3 MIN MAX MAX MIN MAX UNIT TEST CONDITIONS SYMBOL MIN PARAMETER  $t_{\mathsf{RC}}$ ① 55 Read Cycle Time 70 ne Address Access Time 45 55 70 tAA Chip Select 45 55 70 tACS1 Access Time Chip Select ns tACS2 Access Time Output Hold From 5 5 ns tOH. Address Change Chip Select to tcz 2 10 10 10 3 ns Output in Low Z tHZ 2 <u>(4)</u> Chip Deselection to 0 ٥ 0 Output in High Z Chip Selection to 0 ns Power-Up Time Chip Selection to tPD 20 20 Power-Down Time




- Notes: 1 All Read Cycle timings are referenced from the last valid address to the first transitioning address.
  - (2) At any given temperature and voltage condition, the max is less than the min. both for a given device and from device to device.
  - 3 Transition is measured ±200 mV from steady state voltage with specified loading.
  - (4) Transition is measured at VOL +200 mV and VOH -200 mV with specified loading.

## μPD2147



TIMING WAVEFORMS **READ CYCLE** 




|                                    |                 |      |       | LIA  | NITS   |      |       |      |                 |  |  |
|------------------------------------|-----------------|------|-------|------|--------|------|-------|------|-----------------|--|--|
|                                    |                 | μPD2 | 147-5 | μPD2 | 2147-3 | μPD2 | 147-2 | ]    |                 |  |  |
| PARAMETER                          | SYMBOL          | MIN  | MAX   | MIN  | MAX    | MIN  | MAX   | UNIT | TEST CONDITIONS |  |  |
| Write Cycle Time ②                 | twc /           | 45   |       | 55   |        | 70   |       | ns   |                 |  |  |
| Chip Select to<br>End of Write     | tCW             | 45   |       | 45   |        | 55   |       | ns   |                 |  |  |
| Address Valid to<br>End of Write   | <sup>t</sup> AW | 45   |       | 45   |        | 55   |       | ns   |                 |  |  |
| Address Setup Time                 | <sup>t</sup> AS | 0    |       | 0    |        | 0    |       | ns   |                 |  |  |
| Write Pulse Width                  | twp             | 25   |       | 25   |        | 40   |       | ns   |                 |  |  |
| Write Recovery Time                | twn             | 0    |       | 10   |        | 15   | 1     | ns   |                 |  |  |
| Data Valid to<br>End of Write      | WG <sup>†</sup> | 25   |       | 25   |        | 30   |       | ns   |                 |  |  |
| Data Hold Time                     | <sup>t</sup> DH | 10   |       | 10   |        | 10   |       | ns   |                 |  |  |
| Write Enabled to<br>Output with Z  | twż             | 0    | 25    | 0    | 25     | 0    | 35    | ns   | 3               |  |  |
| Output Active From<br>End of Write | tow             | 0    |       | 0    |        | 0    |       | ns   | 4               |  |  |


### AC CHARACTERISTICS WRITE CYCLE

- Notes: 1 All Read Cycle timings are referenced from the last valid address to the first transitioning address.
  - 2 At any given temperature and voltage condition, tHZ max is less than tLZ min. both for a given device and from device to device.
  - 3 Transition is measured ±200 mV from steady state voltage with specified loading.
  - Transition is measured at V<sub>OL</sub> +200 mV and V<sub>OH</sub> -200 mV with specified loading.
  - WE is high for Read Cycles.

  - © Device is continuously selected, S = V<sub>1L</sub>.
     7 Addresses valid prior to or coincident with Addresses valid prior to or coincident with CS transition low.


### **TIMING WAVEFORMS** WRITE CYCLE





- Notes: 1 If CS goes high simultaneously with WE high, the output remains in a high impedance
  - All Write Cycle timings are referenced from the last valid address to the first transitioning address.
  - Transition is measured at V<sub>OL</sub> +200 mV and V<sub>OH</sub> -200 mV with specified loading.
     Transition is measured ±200 mW from steady state voltage with specified loading.
     To or WE must be high during address transitions.

# **μPD2147**



PACKAGE OUTLINE μPD2147D

#### Ceramic

| ITEM | MILLIMETERS | INCHES    |
|------|-------------|-----------|
| Α    | 23.2 MAX.   | 0.91 MAX. |
| В    | 1.44        | 0.055     |
| С    | 2.54        | 0.1       |
| D    | 0.45        | 0.02      |
| E    | 20.32       | 0.8       |
| F    | 1.2         | 0.06      |
| G    | 2.5 MIN.    | 0.1 MIN.  |
| Н    | 0.5 MIN.    | 0.02 MIN. |
| I    | 4.6 MAX.    | 0.18 MAX. |
| J    | 5.1 MAX.    | 0.2 MAX.  |
| K    | 7.62        | 0.3       |
| L    | 6.7         | 0.26      |
| М    | 0.25        | 0.01      |