

Description

The μPD2167 is a 16,384-word by 1-bit static MOS RAM. Using a scaled-NMOS technology, its design provides the easy-to-use features associated with nonclocked static memories.


The μPD2167 has a three-state output and offers a standby mode that features an 83% savings in power consumption. The μPD2167 requires a single +5 volt supply and is fully TTL-compatible. It features equal access and cycle times and, because of its fully static operation, it requires no external clocks or timing strobes. It is packaged in a standard 20-pin, 300 mil DIP.

Features

- 16384 x 1 organization
- Fully static memory — no clock or timing strobe required
- Equal access and cycle times
- Single +5V supply
- Automatic power-down
- Standard 20-pin DIP, 300 mil
- All inputs and output directly TTL-compatible
- Separate data input and output
- Three-state output
- Power dissipation: 180 mA max (active)
30 mA max (standby)
- 2 performance ranges:

Device	Access/Cycle Time	Power Supply	
		Active	Standby
μPD2167-3	55ns	180mA	30mA
μPD2167-2	70ns	180mA	30mA

Pin Configuration




Pin Identification

No.	Pin	Symbol	Description
1-7, 13-19		A ₀ -A ₁₃	Address Inputs
8		D _{OUT}	Data Output
9		WE	Write Enable
10		GND	Ground
11		CS	Chip Select
12		D _{IN}	Data Input
20		V _{CC}	+5V Power Supply

Truth Table

CS	WE	Mode	Output	Power
H	X	Not selected	High-Z	Standby
L	L	Write	High-Z	Active
L	H	Read	D _{OUT}	Active

Block Diagram



Absolute Maximum Ratings*

Temperature under bias	-10°C to +85°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to ground	-3.5V to +7V
D.C. output current	20mA
Power dissipation	1.2W

* Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_A = 25°C, f = 1.0 MHz

Parameter	Symbol	Max.	Unit	Test Conditions
Input Capacitance	C _{IN}	5	pF	V _{OUT} = 0V
Output Capacitance	C _{OUT}	6	pF	V _{IN} = 0V

Note: This parameter is sampled and not 100% tested.

Rev/2

4-13

DC Characteristics

T_A = 0°C to +70°C, V_{CC} = +5V ± 10%

Parameter	Sym	Min	Typ	Max	Unit	Test Conditions
Input load current all input pins	I _{LI}			10	μA	V _{CC} = max, V _{IN} = GND to V _{CC}
Output leakage current	I _{LO}	0.1	50		μA	$\overline{CS} = V_{IH}$, V _{CC} = max, V _{OUT} = GND to V _{CC}
Operating current	I _{CC}			170	mA	T _A = 25°C, V _{CC} = max, $\overline{CS} = V_{IL}$, output open
				180	mA	T _A = 0°C, V _{CC} = max, $\overline{CS} = V_{IH}$
Standby current	I _{SB}		30		mA	V _{CC} = min to max, $\overline{CS} = V_{IH}$
Peak Power-On current	I _{PO} ①	35	70		mA	V _{CC} = GND to V _{CC} min, $\overline{CS} = \text{Lower of } V_{CC} \text{ or } V_{IH} \text{ min.}$
Input low voltage	V _{IL}	-3.0		0.8	V	
Input high voltage	V _{IH}	2.0		6.0	V	
Output low voltage	V _{OL}			0.4	V	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			V	I _{OH} = -4 mA
Output short circuit current	I _{OS1}	-150			mA	V _{OUT} = GND
Output short circuit current	I _{OS2}	150			mA	V _{OUT} = V _{CC}

Note: ① \overline{CS} valid prior to or coincident with address transition




Figure 1. Loading Conditions Test Circuit




Figure 2. Input Pulse Test Circuit

AC Characteristics


T_A = 0°C to +70°C, V_{CC} = +5V ± 10%

Parameter	Sym	μPD2167-3			μPD2167-2			Unit	Notes
		Min	Typ	Max	Min	Typ	Max		
Read Cycle									
Read cycle time	t _{RC}	55		70				ns	
Address access time	t _{AA}			55			70	ns	①
Chip select access time	t _{ACS}			55			70	ns	②
Output hold from address change	t _{OH}	5			5			ns	
Chip select to output in low-Z	t _{LZ}	10			10			ns	
Chip deselect to output in high-Z	t _{HZ}	0		40	0		40	ns	
Chip select to power-up time	t _{PU}	0			0			ns	
Chip deselect to power-down time	t _{PD}		30			30		ns	
Write Cycle									
Write cycle time	t _{WC}	55		70				ns	
Chip select to end of write	t _{CW}	45			55			ns	
Address valid to end of write	t _{AW}	45			55			ns	
Address setup time	t _{AS}	0			0			ns	
Write pulse	t _{WP}	35			40			ns	
Write recovery time	t _{WR}	10			15			ns	
Data valid to end of write	t _{DW}	25			30			ns	
Data hold time	t _{DH}	10			10			ns	
Write enabled to output in high-Z	t _{WZ}	0		30	0		35	ns	
Output active from end of write	t _{OW}	0			0			ns	


Notes: ① \overline{CS} valid prior to or coincident with address transition
 ② Address valid prior to or coincident with \overline{CS} transition low

Timing Waveforms

Read Cycle 1 ① ②




Read Cycle 2 ① ② ⑦



- Notes:**
- ① All Read Cycle timings are referenced from the last valid address to the first address in transition.
 - ② At any given temperature and voltage condition, t_{LZ} max is less than t_{LZ} min both for a given device and from device to device.
 - ③ Transition is measured +200mV from steady state voltage with specified loading in Figure 2.
 - ④ Transition is measured at $V_{OH} + 200mV$ and $V_{OH} - 200mV$ with specified loading in Figure 2.
 - ⑤ \overline{WE} is high for Read Cycles.
 - ⑥ Device is continuously selected, $\overline{CS} = V_{IL}$.
 - ⑦ Addresses valid prior to or coincident with \overline{CS} transition low.

Write Cycle ① ② ③ ④

(CS Controlled)




- Notes:**
- ① If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 - ② All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 - ③ Transition is measured at $V_{OL} + 200mV$ and $V_{OH} - 200mV$ with specified loading in Figure 2.
 - ④ Transition is measured $\pm 200mV$ from steady state voltage with specified loading in Figure 2.

4

Timing Waveforms (Cont.)

Write Cycle
(WE Controlled)



Package Outlines

For information, see Section 9.

Ceramic, μPD2167D