

ADVANCE PRODUCT INFORMATION

December 1986

μPD23C512E 65,536 x 8-Bit Mask-Programmable CMOS ROM

Data Sheet

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Electronics Inc., at its own discretion, may withdraw the device prior to production.

The information in this document is subject to change without notice. NEC Electronics Inc. assumes no responsibility for any errors or omissions that may appear in this document. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc.

uPD23C512E 65,536 x 8-BIT MASK-PROGRAMMABLE CMOS ROM

Preliminary Information

Description

The uPD23C512E is a 524,288-bit Read-only Memory. It is static in operation, organized for direct-addressing mode with 65,536 words by 8 bits, and for page addressing mode with 4 pages, each 16,384 words by 8 bits.


This device has three-state outputs. All inputs and outputs are fully TTL-compatible. The output enable pin is mask-programmable and can be specified by selecting 1, 0, or don't-care data.

The uPD23C512E is packaged in a 28-pin plastic DIP.

Features

Ш	65,536-word x 8-bit organization (direct mode)
	4 pages of 16,384-word x 8-bit organization (page mode)
	Mask-programmable
	I/O TTL-compatible
	Three-state output
	Single +5 V power supply
	CMOS process technology
	Low power dissipation
П	28-pin plastic DIP


Pin Configuration



Pin Identification

No.	Symbol	Function
1-10,21,	A0-A15	Address inputs
23-27		
11-13,	Q0 – Q7	Data outputs
15-19		
14	GND	Ground
20	CE	Chip enable
22	OE	Output enable
28	VCC	Power supply

Block Diagram



Absolute Maximum Ratings TA = 25°C

Supply voltage, VCC
Input voltage, VI
Output voltage, VO
Operating temperature, TOPT
Storage temperature, TSTG

-0.3 to +7 V -0.3 to VCC+.3 V -0.3 to VCC+.3 V -10° to + 70°C -65° to +150°C

Capacitance TA = 25°C

II 23 C			Limits			Test
Parameter Input capacitance Output capacitance	symbol CI ©	Min	Тур	Max 15 15	Unit pF pF	Conditions f=1 MHz f=1 MHz
Output capacitames						

DC Characteristics

 $TA = -10^{\circ}$ to +70°C; $VCC = +5.0 \text{ V} \pm 10^{\circ}/_{\circ}$


AC Characteristics

 $TA = -10^{\circ}$ to +70°C; $VCC = +5.0 \text{ V} \pm 10\%$

4 = -10 W 170 C	Limits					Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Access time	tACC			200	ns	
Chip enable	tCE			200	ns	Input voltage tr, tf = 20 ns
access time Output hold	ЮН	0			ns	Input and output reference levels
time Output disable time	tD F			70	ns	are 0.8 + 2.0 V Load = 1 TIL + 100 pF
Output enable access time	tOE			70	ns	

www.DataSheet4U.com

Timing Waveform Read Operation (Direct/Page Mode)



PACKAGING INFORMATION



