NEC Microcomputers, Inc.



PROGRAMMABLE CRT CONTROLLER

DESCRIPTION

The μ PD3301 is an LSI chip designed for use in CRT controllers. It contains a synchronous signal generator, row buffer, and attribute memory. This CRT controller is capable of handling not only black and white CRT, but also color CRT. The µPD3301 provides control signals which simplify the design of the external circuitry needed in the systems. Thus, this device is a versatile controller that relieves the main CPU (and users) of many of the control burdens associated with implementing a CRT interface.

There are 8 separate commands which the μ PD3301 will execute. Some of these commands require multiple bytes to fully specify the operation which the processor wishes the CRT controller to perform. The following commands are available: START DISPLAY

- RESET
- STOP DISPLAY
- SET INTERBUPT MASK
- READ LIGHT PEN
- RESET INTERRUPT
- RESET COUNTERS

- FEATURES Programmable Screen and Character Format Capabilities;
 - Characters per Row (up to 80 characters/row)
 - Lines per Character (up to 32 lines/character)
 - Rows per Frame (up to 64 rows/frame)
 - Horizontal Retrace Time
 - Vertical Retrace Time
 - Blinking Time
 - DMA Control Mode
 - Cursor Control Mode
 - Three Independent Visual Field Attribute Modes such as;
 - Transparent Attribute Color Mode
 - Transparent Attribute Black and White Mode
 - Non-Transparent Attribute Black and White Mode
 - 12 Independent Field Attribute Functions such as;
 - Vertical Line

- Reverse Video

- Secret

- Over-Line
- Blue Red
- Under-Line

 - High-Light
- Light Pen Detection Maximum 256 Different Characters Control Capability
- Fully Bus Compatible with 8080
- 3 MHz Single Clock Input
- Single Power Supply, +5V N-MOS Technology
- Available in 40 pin Plastic and Ceramic Dual-In-Line Packages

PIN CONFIGURATION

VRTC 🗖	1	U	40 VCC (+5v	/)
RVV 🗖	2		39 D SL0	
CSR 🗖	3		38 LC0	
L PEN 🚺	4		37 🗖 LC1	
	5		36 LC2	
DRQ 🗖	6		35 LC3	
DACK	7		34 🗖 VSP	
A0 🗖	8		33 🗖 SL12	
RD C	9	μPD	32 🗖 GPA	
WR C	10	3301	31 🗖 ніст	
cs 🗖	11		30 🗖 CC7	
	12		29 🗖 CC ₆	
	13		28 🗖 CC5	
DB2	14		27 🗖 CC4	
DB3 🗖	15		26 🗖 CC3	
	16		25 🗖 CC2	
DB5 🗖	17		24 🗖 CC1	
DB6 🗖	18		23 🗖 CC0	
DB7 🗖	19		22 🗖 C CLK	
GND 🗖	20		21 🗖 нвтс	

PIN NAMES

VRTC	Vertical Retrace		
RVV	Reverse Video		
CSR	Cursor		
L PEN	Light Pen		
INT	Interrupt		
DRQ	DMA Request		
DACK	DMA Acknowledge		
A ₀	Address Bus 0		
RD	Read		
WR	Write		
ĈŜ	Chip Select		
DB0-7	Data Bus 0 to 7		
HRTC	Horizontal Retrace		
C CLK	Character Clock		
CC ₀₋₇	Character Codes 0 to 7		
HLGT	High-light		
GPA	General Purpose Attribute		
SL12	Slit Line 12		
VSP	Video Suppression		
LC0-3	Line Counter 0 to 3		
SLO	Slit Line 0		

LOAD CURSOR POSITION

- Blinking - General Purpose
- - Green
 - General Purpose Color



Character Counter

Counts the characters in a row, up to the number of the characters defined in Characters/Row.

Row Buffer

Consists of a dual RAM buffer. Each buffer can store up to 80 characters. During a DMA operation, the characters are written into the Row Buffer. One of the buffers is used for display. Each character in the buffer is read with Character Clock (C CLK), and the data appears in CC₀₋₇. At the same time, the data on the next row is written into another buffer by DMA control.

Buffer Input/Output Controller

- Writes the characters into the Row Buffer, up to the number defined by Characters/Row.
- Outputs the data from the Row Buffer to CC0-7.
- Writes the attributes and special control character codes into the FIFO, up to the number defined by Attributes/Row.
- Reads the attribute codes from the FIFO and transfers them to the video circuit.
- In case of Non-Transparent Attribute Mode, it distinguishes an ordinary character code from an attribute code among the character data read from the Row Buffer.

FIFO (First Input, First Output)

Consists of a dual RAM buffer. Each buffer can store up to 20 characters. By DMA operation, attribute codes and special control characters are written into the FIFO. One of the buffers is used for display. Whenever the read flag bit for FIFO is detected, an attribute code is read and transferred to the video circuit. And at the same time, the attribute codes in the next row are written into the rest of the buffers (another buffer) by DMA operation.

FUNCTIONAL DESCRIPTION

FUNCTIONAL Line Counter **DESCRIPTION (CONT.)**

Counts the events of Rasters/Line, up to the number indicated by Lines/Character.

Raster Timing and Video Control

- Outputs the HRTC based on the Character Counter during the time indicated by Horizontal Retrace Time.
- Outputs the VRTC based on Row Counter which counts up the contents, row by row, during the time indicated by Vertical Retrace Time.
- Outputs HLGT, RVV, VSP, SL₀, SL₁₂, GPA based on attribute codes transferred from the Buffer Output Controller.
- Outputs the CSR based on the Blinking Time etc. at the position indicated by Cursor Address.

Light Pen Register

Memorizes a row address and column address when the L PEN signal is input. By using READ LIGHT PEN instruction, the CPU can read the contents.

ABSOLUTE MAXIMUM RATINGS'

> COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$T_{a} = 25^{\circ}C$

DC CHARACTERISTICS $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 5\%$

DADAMETED	SYMBOL	LIMITS				TEST
PARAMETER		MIN	TYP	MAX		CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	
Input High Voltage	VIH	2.2		V _{CC} + 0.5	V	
Output Low Voltage	VOL			0.45	V	I _{OL} = 1.6 mA
Output High Voltage	∨он	2.4		Vcc	V	DB ₀₋₇ : 1 _{OH} = -150 μA, All Others: -80 μA
Low Level Input Leakage	Ι _Ι Γ			-10	μA	$V_{IN} = 0.0V$
High Level Input Leakage	ίн			+10	μA	V _{IN} = V _{CC}
Low Level Output Leakage	IOL			-10	μA	V _{OUT} = 0V
High Level Output Leakage	юн			+10	μA	V _{OUT} = V _{CC}
Power Supply Current	^I CC		90		mA	

CAPACITANCE

 $T_a = 25^{\circ}C; V_{CC} = 0V$

BARAMETER	01/1001	LIMITS			TEAT CONDITIONS	
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS	
					fc = 1 MHz,	
Input Capacitance	CIN		10	рF	All Pins Except Pin	
Output Capacitance	COUT		20	pF	Under Test Tied to AC Ground	

μPD3301

$T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$

AC CHARACTERISTICS

PARAMETER				TS		TEST
		STWBUL	MIN	МАХ		CONDITIONS
Clock Cycle	μPD3301-1	tCY	0.5	10	μs	
Time μPD3301-2		tCY	0.38	10	μs	
Clock High L	_evel	^t CH	150		ns	
Clock Low L	evel	^t CL	150	1000	ns	
Clock Rise T	ime	^t CR	5	30	ns	
Clock Fall T	ime	^t CL	5	30	ns	
Output Dela	y from C CLK ↑	^t CO1	0	150	ns	1TTL + 15 pF: HRTC, CC ₀₋₇
Output Dela	γ μPD3301-1	tCO2		400	ns	1TTL + 15 pF: Except HBTC, CCo 7
from C CLK	[†] μPD3301-2	^t CO2		300	ns	
Command C	vole Time	tE	2t _{CY} + 200		ns	t _{CY} ≥ 400 µs
Command C		tΕ	1		μs	t _{CY} < 400 μs
A ₀ , CS Set L	Jp Time to WR	^t AW	0		ns	
A ₀ , CS Hold	Time to WR	tWA	0		ns	
WR Pulse Wi	dth	tww	200		ns	
Data Set Up	Time to WR	tDW	150		ns	
Data Hold T	ime to WR	twD	30		ns	
DACK ↓ Set	Up Time to \overline{WR}	^t KW	0		ns	
DACK 1 Ho	d Time to WR	twк	0		ns	
DRQ Delay	from DACK ↓	tκα	0	250	ns	1TTL + 50 pF
INT Delay fr	om WR 1	twi	^t CY + 20	2t _{CY} + 300	ns	1TTL + 50 pF
INT Delay from C CLK ↑		tCI		300	ns	1TTL + 50 pf
A_0, \overline{CS} Set Up Time to \overline{RD}		^t AR	0		ns	
A ₀ , CS Hold Time to RD		^t RA	0		ns	
RD Pulse Width		tRR	300		ns	
Data Access Time from $\overline{RD}\downarrow$		tRD	0	250	ns	CL = 100 pF
Data Float Delay from RD ↑				150	ns	C _L = 100 pF
		'DR	20		ns	C _L = 15 pF

CLOCK AND OUTPUT DELAY



TIMING WAVEFORMS



DMA, INTERRUPT AND WRITE OPERATION



TIMING WAVEFORMS (CONT.)

9

μPD3301

The data is transferred from the external memory which contains the information about characters SYSTEM CONFIGURATION and attributes to the Row Buffer under the control of μ PD8257 DMA Controller. The data read from the Row Buffer are Video Control Outputs and ROM Address Signal Outputs toward External Character Generator. The μ PD3301 also outputs horizontal and vertical retrace signals.



472

μPD3301

PACKAGE OUTLINES µPD3301C

.

.



(PLASTIC)						
ITEM	MILLIMETERS	INCHES				
A	51.5 MAX.	2.028 MAX.				
В	1.62 MAX.	0.064 MAX.				
С	2.54 ± 0.1	0.10 ± 0.004				
D	0.5 ± 0.1	0.019 ± 0.004				
E	48.26 ± 0.1	1.9 ± 0.004				
F	1.2 MIN.	0.047 MIN.				
G	2.54 MIN.	0.10 MIN.				
н	0.5 MIN.	0.019 MIN.				
I	5.22 MAX.	0.206 MAX.				
J	5.72 MAX.	0.225 MAX.				
ĸ	15.24 TYP.	0.600 TYP.				
L	13.2 TYP.	0.520 TYP.				
м	0.25 +0.1 -0.05	0.010 +0.004 -0.002				



(CERAMIC)					
ITEM	MILLIMETERS	INCHES			
A	51.5 MAX.	2.03 MAX.			
В	1.62 MAX.	0.06 MAX.			
С	2.54 ± 0.1	0.1 ± 0.004			
D	0.5 ± 0.1	0.02 ± 0.004			
E	48.26 ± 0.1	1.9 ± 0.004			
F	1.02 MIN.	0.04 MIN.			
G	3.2 MIN.	0.13 MIN.			
н	1.0 MIN.	0.04 MIN.			
I	3.5 MAX.	0.14 MAX.			
J	4.5 MAX.	0.18 MAX.			
к	15.24 TYP.	0.6 TYP.			
L	14.93 TYP.	0.59 TYP.			
м	0.25 ± 0.05	0.01 ± 0.0019			

9

3301DS-12-80-CAT