MOS INTEGRATED CIRCUIT

µPD3594

2 592-BIT CCD LINEAR IMAGE SENSOR WITH PERIPHERAL CIRCUITS

The µPD3594 is a 2 592-bit high sensitivity CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal.

The µPD3594 has an output amplifier which has high gain and wide output range, and which can switch gain. Therefore easy to get signal level which is easy to process from low illumination to high illumination, and it is easy to apply to many purposes.

With internal generation circuit of driving signal and internal driver, the µPD3594 performs only with two basic clock inputs. No special driving circuit is required. In addition, analog signal processor convert and output independent CCD register in every bit to continuous video signal. So it is easy to interface to A/D converter or Bi-level converter.

FEATURES

• Valid photocell	2 592-bit
• Photocell's pitch	11 µm
• CCD output	4 steps selectable gain (2, 4, 8, 16 times)
• Peak response wavelength	550 nm (green)
• Resolution	8 dot/mm across the shorter side of an A3-size (297 x 420 mm) sheet
• Power supply	+12 V, +5 V
• Drive clock level	CMOS 5 V clock input x 2
• High speed scan	1.4 ms/line
• Built-in circuit	Timing generator
	CCD clock driver
	Optical black clamp circuit
	Sample and hold circuit
	4-step valiable gain amplifier

ORDERING INFORMATION

| Part Number	Package	Quality Grade
µPD3594D	22-pin ceramic DIP (CERDIP) (400 mil)	Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

6427525 0051582 376

15

BLOCK DIAGRAM

PIN CONFIGURATION (Top View)

Sample and hold switch	1	SHSW		Vₒᵤₜ	22	Output
Feedback clamp switch	2	FBCLSW		VAD	21	Analog drain voltage
Reference voltage	3	VREF		DGND	20	Digital ground
Clamp	4	VCL		φOB	19	OB clamp clock output
Analog ground	5	AGND		NC	18	No connection
Digital ground	6	DGND		VDD	17	Digital drain voltage
Digital ground	7	DGND		DGND	16	Digital ground
Digital 5 V voltage	8	Vₛ		Vₛ	15	Digital 5 V voltage
Master clock	9	φM		ID	14	Test pin
Storage time control clock	10	φINT		G	13	Test pin
Gain select input 1	11	GSEL1		GSEL2	12	Gain select input 2

Function of SHSW pin

SHSW	Sample and hold circuit
Vₛ	Stop
0 V	Operate

Function of FBCLSW pin

FBCLSW	Feedback clamp circuit
Vₛ	Stop
0 V	Operate

PHOTOCELL STRUCTURE DIAGRAM

PIN FUNCTIONS

Pir. No.	Symbol	Functions
1	SHSW	Internal sample and hold enable pin. Low level input: Internal sample and hold circuit operates. High level input: Internal sample and hold circuit stops and signal from CCD is output just as it is. This pin is connected internally to pull-down resistor (refer to electrical characteristics to obtain pull-down resistance). Therefore, when internal sample and hold circuit is used, this pin can be left unconnected.
2	FBCLSW	Internal optical black clamp enable pin. Low level input: Internal optical black clamp circuit operates. High level input: Internal optical black clamp circuit stops. This pin is connected internally to pull-down resistor (refer to electrical characteristics to obtain pull-down resistance). Therefore, when internal optical black clamp circiut is used, this pin can be left unconnected. Optical black clamp equivalent circuit Connecting external capacitor to V_{CL} (pin 4), fix hold time according to the charge time.
3	V_{REF}	Reference voltage input pin for internal optical black clamp circuit.
4	V_{CL}	Connected to capacitor which sets hold time constant for internal optical black clamp circuit. Leak path resistance of internal capacitor (about 250 pF) will be 2 or 3 MΩ, therefore, when charge time is needed more than 1 ms, use external capacitor. When optical black clamp level precision is needed, this pin is input pin of feed back signal from external high precision comparator. Refer to parameter of clamp error in electrical characteristics to obtain dispersion of clamp level when internal comparator is used.
5	AGND	Ground pin for analog signal processing unit (optical black clamp circuit, sample and hold circuit).
6	DGND	Ground pin for digital circuits (timing generator unit).
7	DGND	Ground pin for digital circuits (driver unit).
8	V_s	+5 V power supply pin for digital circuits.

18

Pin No.	Symbol	Functions
9	φM	Master clock input pin. Data rate is 1/2 of master clock frequency.
10	φINT	Control clock input pin to set charge time. By inputting this signal, optical black signal is output from 26 clock pulses after φM (Refer to timing chart to obtain detailed timing).
11 12	GSEL1 GSEL2	By combining these 2 pins, output amplifier circuit gain can be selected. | GSEL1	GSEL2	output amplifier circuit gain
---	---	---
L	L	2 times
L	H	4 times
H	L	8 times
H	H	16 times | These pins are connected internally to pull-down resistor (refer to electrical characteristics to obtain pull-down resistance). Therefore, when using at input low level, this pin can be left unconnected.
13	G₁	Test pin. Connect to digital ground.
14	ID	Test pin. Connect to +5 V power supply.
15	Vs	+5 V power supply pin for digital circuit.
16	DGND	Ground pin for digital circuit (timing generator unit).
17	VDD	+12 V power supply pin for digital circuit.
18	NC	Non connect pin. Leave this pin unconnected or connect to digital GND.
19	φOB	Output pin for optical black clamp pulse. CMOS output under 5 V operation.
20	DGND	Grond pin for digital circuit (timing generator unit).
21	VAD	+12 V power supply pin for analog circuit.
22	VOUT	Output pin. Refer to timing chart to obtain detailed output timing.

19

ABSOLUTE MAXIMUM RATINGS (T$_a$ = +25 °C)

Parameter	Symbol	Ratings	Unit
Analog drain voltage	V$_{AD}$	−0.3 ~ +15	V
Digital drain voltage	V$_{DO}$	−0.3 ~ +15	V
Test pin ID voltage	V$_{ID}$	−0.3 ~ +15	V
Digital 5 V voltage	V$_s$	−0.3 ~ +7	V
Reference voltage	V$_{REF}$	−0.3 ~ +7	V
Clamp pin input voltage	V$_{CL}$	−0.3 ~ +7	V
Sample and hold switch	V$_{SHSW}$	V$_s$	V
Feedback clamp switch	V$_{FBCLSW}$	V$_s$	V
Master clock voltage	V$_{\phi M}$	V$_s$	V
Storage time control clock voltage	V$_{\phi INT}$	V$_s$	V
Gain select input voltage 1	V$_{GSEL1}$	V$_s$	V
Gain select input voltage 2	V$_{GSEL2}$	V$_s$	V
Operating ambient temperature	T$_{OPT}$	−25 ~ +60	°C
Storage temperature	T$_{STG}$	−40 ~ +100	°C

RECOMMENDED OPERATING CONDITIONS (T$_a$ = −25 to + 60 °C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Analog drain voltage	V$_{AD}$	11.4	12.0	12.6	V
Digital drain voltage	V$_{DO}$	11.4	12.0	12.6	V
Test pin ID voltage	V$_{ID}$	11.4	12.0	12.6	V
Digital 5 V voltage	V$_s$	4.5	5.0	5.5	V
Reference voltage	V$_{REF}$	4.0	4.5	5.0	V
Master clock ϕM signal high level	V$_{\phi MH}$	4.5	V$_s$	V$_s$	V
Master clock ϕM signal low level	V$_{\phi ML}$	−0.3	0	0.5	V
Storage time control clock ϕINT signal high level	V$_{\phi INTH}$	4.5	V$_s$	V$_s$	V
Storage time control clock ϕINT signal low level	V$_{\phi INTL}$	−0.3	0	0.5	V
Gain select input voltage GSEL 1,2 signal high level	V$_{GSELH}$	4.5	V$_s$	V$_s$	V
Gain select input voltage GSEL 1,2 signal low level (Note 1)	V$_{GSELL}$	−0.3	0	0.5	V
Sample and hold switch SHSW signal high level	V$_{SHH}$	4.5	V$_s$	V$_s$	V
Sample and hold switch SHSW signal low level (Note 1)	V$_{SHL}$	−0.3	0	0.5	V
Feedback clamp switch FBCLSW signal high level	V$_{FBCLH}$	4.5	V$_s$	V$_s$	V
Feedback clamp switch FBCLSW signal low level (Note 1)	V$_{FBCLL}$	−0.3	0	0.5	V
Hold capacitor (Note 2)	C$_{CL}$	—	0.001	0.01	µF
Master clock ϕM frequency	f$_{\phi M}$	0.5	2	4	MHz

Note 1. Gain select pin (GSEL 1, 2), sample and hold switch pin (SHSW), feedback clamp switch pin (FBCLSW) are pull down to GND internally with 50 kΩ ~ 200 kΩ resistor.

   **2.** Control voltage hold capacitor depending on storage time (T$_{INT}$).

20

ELECTRICAL CHARACTERISTICS

Ta = +25 °C, VAD = VDD = 12 V, Vs = 5 V, fᴏᴍ = 2 MHz, data rate = 1 MHz, storage time = 10ms,
input signal clock = 5 VP-P, VREF = 4.5 V, light source = 3200 K halogen lamp + C500 (infrared cut filter)

Parameter	Symbol	Test Conditions	GSEL1	GSEL2	MIN.	TYP.	MAX.	Unit	Built-in amplifier gain
Saturation voltage	Vₛᴀᴛ	Daylight color fluorescent lamp	—	—	2	3	—	V	
Saturation exposure	SE	Daylight color fluorescent lamp	0	0	—	0.19	—	lx·s	x2
			0	1	—	0.09	—		x4
			1	0	—	0.05	—		x8
			1	1	—	0.025	—		x16
Photo response non-uniformity	PRNU	Vout = 500 mV	0	0	—	±4	±8	%	x2
Average dark signal	ADS	Tc = 25 °C Note, Tɪɴᴛ = 10 ms light shielding	0	0	—	1	5	mV	x2
			0	1	—	2	10		x4
			1	0	—	4	20		x8
			1	1	—	8	40		x16
Dark signal non-uniformity	DSNU	Tc = 25 °C Note, Tɪɴᴛ = 10 ms light shielding	0	0	−5	±1	+5	mV	x2
			0	1	−10	±2	+10		x4
			1	0	−20	±4	+20		x8
			1	1	−40	±8	+40		x16
Power consumption	Pw	VDD = VDD = 12 V	0	0	150	230	350	mW	
		Vs = 5 V, fᴏᴍ = 2 MHz	1	1	80	120	180		
Output impedance	Zo		0	0	–	1	2	kΩ	
Response	Rf	Daylight color fluorescent lamp	0	0	10.8	15.4	20.0	V/lx·s	x2
			0	1	—	34.1	—		x4
			1	0	—	64.0	—		x8
			1	1	—	144.0	—		x16
Response peak wavelength			—	—	—	550	—	nm	
Image lag	IL	Vout = 1 V	0	0	—	2		%	x2
Reference voltage input current	Iʀᴇғ		0	0	—	0.001	0.1	mA	
Transfer efficiency	TTE	Vout = 500 mV	0	0	92	98	—	%	x2
Sample and hold noise	SHN	light shielding	0	0	—	15	30	mV	x2
Clamp error	Vᴇʀʀ	light shielding VREF = 4.5 V	0	0	−100	0	+100	mV	x2
Clock input capacitance Master clock input pin Storage time control clock input pin	Cφ₁		—	—	—	5	10	pF	
Pull down resistor Gain select input pin Sample and hold switch pin Feedback clamp switch pin	Rᴘᴅ	Vɪɴ = 5 V	—	—	50	100	200	kΩ	
Register imbalance	RI	Vout = 500 mV	0	0	—	—	3	%	x2
Dynamic range	DR	Vₛᴀᴛ/DSNU	0	0	—	3000	—	times	x2
			0	1	—	1500	—		x4
			1	0	—	750	—		x8
			1	1	—	375	—		x16

Note   Tc = Case temperature

TIMING CHART

Timing Chart for φ M and φINT

Recommended Timing (Unit: ns)

Parameter	MIN.	TYP.	MAX.
t_1	0	20	100
t_2	125	250	1000
t_3	0	20	100
t_4	—	$4t_2$	—
t_5	−30	0	t_2
t_6	−t_2	0	t_2

22

φOB Signal Delay from φM

Vout Signal Delay from φM

## Signal Delay Time (Vout = 500 mV, Output amplifier gain: x2)

(Unit: ns)

Parameter	MIN.	TYP.	MAX.
t_7	200	280	370
t_8	150	220	290
t_9	40	60	80
t_{10}	160	230	300
t_{11}	66	95	125
t_{12}	40	60	80
t_{13}		80	120
t_{14}		50	100

DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage: V_{SAT}
   Output signal voltage at which the response linearity is lost.

2. Saturation exposure: SE
   Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage occurs.

3. Photo response non-uniformity: PRNU
   The peak/bottom ratio to the average output voltage of all the valid bits calculated by the following formula.

$$PRNU\,(\%) = \left(\frac{V_{MAX.}\ \text{or}\ V_{MIN.}}{\frac{1}{n}\sum_{j=1}^{n} V_i} - 1 \right) \times 100$$

n : Number of valid bits

V_i : Output voltage of each bit

Register Dark DC level — V_{MIN}, V_{MAX}, $\frac{1}{n}\sum_{j=1}^{n} V_i$

4. Average dark signal: ADS
   Output average voltage in light shielding

$$ADS\,(mV) = \frac{1}{n}\sum_{j=1}^{n} V_i$$

5. Dark signal non-uniformity: DSNU
   The difference between peak or bottom output voltage in light shielding and ADS.

Register Dark DC level — ADS — DSNU MIN. — DSNU MAX.

6. Output impedance: Z_o
   Output pin impedance viewed from outside.

7. Response: R
   Output voltage divided by exposure (lx·s).
   Note that the response varies with the light source.

24

8. Image Lag: IL

The rate between the last output voltage and the next one after read out the data of a line.

$$\text{Lag} = \frac{V_1}{V_{OUT}} \times 100 \ (\%)$$

9. Clamp Error: V_{ERR}

$$V_{ERR} = \text{OB unit offset voltage} - V_{REF}$$

10. Register Imbalance: RI

The rate of the average voltage which is the difference between the output voltage of Odd and Even bits, against the average output voltage of all the valid bits.

$$RI = \frac{\dfrac{1}{n}\sum_{j=1}^{n}|V_j - V_{j-1}|}{\dfrac{1}{n}\sum_{j=1}^{n}V_j} \times 100 \ (\%)$$

25

STANDARD CHARACTERISTIC CURVES (T$_a$ = 25 °C)

DARK OUTPUT TEMPERATURE
CHARACTERISTIC

STORAGE TIME OUTPUT VOLTAGE
CHARACTERISTIC

SPECTRAL RESPONSE CHARACTERISTIC

26

APPLICATION EXAMPLES

Example 1: With internal feedback clamp


Example 2: Without internal feedback clamp

S1: Sample and hold circuit use/unuse select switch
[OFF: Use ON; Unuse]

S2, S3: Output amplifier gain select switch

IC1, IC2: Low offset, low input current
IC3: μPD4066
Tr1: 2SC945

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

PACKAGE DIMENSIONS (Unit: mm)

Name	Dimensions	Refractive index
Glass cap	42.2 x 9.0 x 0.5	1.5