


### 4096 × 1 STATIC NMOS RAM

**DESCRIPTION** The μPD4104 is a high performance 4K static RAM. Organized as 4096 × 1, it uses a combination of static storage cells with dynamic input/output circuitry to achieve high speed and low power in the same device. Utilizing NMOS technology, the μPD4104 is fully TTL compatible and operates with a single +5V ± 10% supply.

**3**


- FEATURES**
- Fast Access Time — 200 ns (μPD4104-2)
  - Very Low Stand-By Power — 28 mW Max.
  - Low V<sub>CC</sub> Data Retention Mode to +3 Volts.
  - Single +5V ±10% Supply.
  - Fully TTL Compatible.
  - Available in 18 Pin Plastic and Ceramic Dual-in-Line Packages.
  - 3 Performance Ranges:

	ACCESS TIME	R/W CYCLE	SUPPLY CURRENT		
			ACTIVE	STANDBY	LOW V <sub>CC</sub>
μPD4104	300 ns	460 ns	21 mA	5 mA	5 mA
μPD4104-1	250 ns	385 ns	21 mA	5 mA	3,3 mA
μPD4104-2	200 ns	310 ns	25 mA	5 mA	3,3 mA



**PIN NAMES**

A <sub>0</sub> -A <sub>11</sub>	Address Inputs
$\overline{CE}$	Chip Enable
D <sub>IN</sub>	Data Input
D <sub>OUT</sub>	Data Output
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Power (+5V)
$\overline{WE}$	Write Enable



BLOCK DIAGRAM

Operating Temperature . . . . . 0°C to +70°C  
 Storage Temperature . . . . . -65°C to +150°C  
 Voltage on Any Pin . . . . . -1 to +7 Volts ①  
 Power Dissipation . . . . . 1 Watt  
 Short Circuit Output Current . . . . . 50 mA

ABSOLUTE MAXIMUM RATINGS\*

Note: ① With respect to V<sub>SS</sub>

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

T<sub>a</sub> = 0°C to +70°C, V<sub>CC</sub> = +5V ± 10%

DC CHARACTERISTICS ① ⑥

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	①
Logic "1" Voltage All Inputs	V <sub>IH</sub>	2.2	-3	7.0	V	
Logic "0" Voltage All Inputs	V <sub>IL</sub>	-1.0		0.8	V	
Average V <sub>CC</sub> Power Supply Current	μPD4104	I <sub>CC1</sub>		21	mA	②
	μPD4104-1	I <sub>CC1</sub>		21	mA	
	μPD4104-2	I <sub>CC1</sub>		25	mA	
Standby V <sub>CC</sub> Power Supply Current	I <sub>CC2</sub>			5	mA	③
Input Leakage Current (Any Input)	I <sub>IL</sub>	-10		10	μA	④
Output Leakage Current	I <sub>OL</sub>	-10		10	μA	③ ⑤
Output Logic "1" Voltage I <sub>OUT</sub> -500 μA	V <sub>OH</sub>	2.4			V	
Output Logic "0" Voltage I <sub>OUT</sub> 5mA	V <sub>OL</sub>			0.4	V	

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C <sub>IN</sub>		4	6	pF	⑦
Output Capacitance	C <sub>OUT</sub>		6	7	pF	⑦

CAPACITANCE ①

Notes: ① All voltages referenced to V<sub>SS</sub>

② I<sub>CC1</sub> is related to precharge and cycle times. Guaranteed maximum values for I<sub>CC1</sub> may be calculated by

$$I_{CC1} \text{ (mA)} = (5t_p + 13(t_C - t_p) + 3420) t_C$$

where t<sub>p</sub> and t<sub>C</sub> are expressed in nanoseconds. Equation is referenced to the -2 device, other devices derate to the same curve.

③ Output is disabled (open circuit), CE is at logic 1.

④ All device pins at 0 volts except pin under test at 0. V<sub>IH</sub> = 5.5 volts.

⑤ 0V ≤ V<sub>OUT</sub> ≤ +5.5V.

⑥ During power up, CE and WE must be at V<sub>IH</sub> for minimum of 2 ms after V<sub>CC</sub> reaches 4.5V, before a valid memory cycle can be accomplished.

⑦ Effective capacitance calculated from the equation C = I  $\frac{\Delta t}{\Delta V}$  with ΔV equal to 3V and V<sub>CC</sub> nominal.

AC CHARACTERISTICS ② ⑦

T<sub>a</sub> = 0°C to +70°C, V<sub>CC</sub> = +5V ± 10% ①

PARAMETER	SYMBOL	LIMITS						UNIT	TEST CONDITIONS
		4104		4104-1		4104-2			
		MIN	MAX	MIN	MAX	MIN	MAX		
Read or Write Cycle Time	t <sub>C</sub>	460		385		310		ns	⑧
Random Access	t <sub>AC</sub>		300		250		200	ns	③
Chip Enable Pulse Width	t <sub>CE</sub>	300	10,000	250	10,000	200	10,000	ns	
Chip Enable Precharge Time	t <sub>p</sub>	150		125		100		ns	
Address Hold Time	t <sub>AH</sub>	165		135		110		ns	
Address Set-Up Time	t <sub>AS</sub>	0		0		0		ns	
Output Buffer Turn-Off Delay	t <sub>OFF</sub>	0	75	0	65	0	50	ns	⑨
Read Command Set-Up Time	t <sub>RS</sub>	0		0		0		ns	④
Write Enable Set-Up Time	t <sub>WS</sub>	-20		-20		-20		ns	④
Data Input Hold Time Referenced to WE	t <sub>DIH</sub>	25		25		25		ns	
Write Enabled Pulse Width	t <sub>WW</sub>	90		75		60		ns	
Modify Time	t <sub>MOD</sub>	0	10,000	0	10,000	0	10,000	ns	⑤
WE to CE Precharge Lead Time	t <sub>WPL</sub>	105		85		70		ns	⑥
Data Input Set-Up Time	t <sub>DS</sub>	0		0		0		ns	
Write Enable Hold Time	t <sub>WH</sub>	225		185		150		ns	
Transition Time	t <sub>T</sub>	5	50	5	50	5	50	ns	
Read-Modify-Write Cycle Time	t <sub>RMW</sub>	565		470		380		ns	⑩

Notes: ① All voltages referenced to V<sub>SS</sub>

② During power up, CE and WE must be at V<sub>IH</sub> for minimum of 2 ms after V<sub>CC</sub> reaches 4.5V, before a valid memory cycle can be accomplished.

③ Measured with load circuit equivalent to 2 TTL loads and CL = 100 pF.

④ If WE follows CE by more than t<sub>WS</sub> then data out may not remain open circuited.

⑤ Determined by user. Total cycle time cannot exceed t<sub>CE</sub> max.

⑥ Data-in set-up time is referenced to the later of the two falling clock edges CE or WE.

⑦ AC measurements assume t<sub>T</sub> = 5 ns. Timing points are taken as V<sub>IL</sub> = 0.8V and V<sub>IH</sub> = 2.2V on the inputs and V<sub>OL</sub> = 0.4V and V<sub>OH</sub> = 2.4V on the output waveform.

⑧ t<sub>C</sub> = t<sub>CE</sub> + t<sub>p</sub> + 2 t<sub>T</sub>.

⑨ The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within t<sub>OFF</sub>.

⑩ t<sub>RMW</sub> = t<sub>AC</sub> + t<sub>WPL</sub> + t<sub>p</sub> + 3 t<sub>T</sub> + t<sub>MOD</sub>.

STANDBY CHARACTERISTICS


T<sub>a</sub> = 0°C to +70°C

PARAMETER	SYMBOL	LIMITS						UNIT	TEST CONDITIONS
		4104		4104-1		4104-2			
		MIN	MAX	MIN	MAX	MIN	MAX		
V <sub>CC</sub> In Standby	V <sub>PD</sub>	3.0		3.0		3.0		V	
Standby Current	I <sub>PD</sub>		5.0		3.3		3.3	mA	①
Power Supply Fall Time	T <sub>F</sub>	100		100		100		μs	
Power Supply Rise Time	T <sub>R</sub>	100		100		100		μs	
Chip Enable Pulse CE Width	T <sub>CE</sub>	300		250		200		μs	
Chip Enable Precharge to Power Down Time	T <sub>PPD</sub>	150		125		100		ns	
"I" Level CE Min Level	V <sub>IH</sub>	2.2		2.2		2.2		V	
Standby Recovery Time	T <sub>RC</sub>	500		500		500		μs	


Note: ① Maximum value for V<sub>PD</sub> minimum value (= 3 V).

TIMING WAVEFORMS


POWER DOWN




**READ CYCLE**



**WRITE CYCLE**



**READ-MODIFY-WRITE CYCLE**



OPERATIONAL  
DESCRIPTION

## READ CYCLE

The selection of one of the possible 4096 bits is made by virtue of the 12 address bits presented at the inputs. These are latched into the chip by the negative going edge of chip enable ( $\overline{CE}$ ). If the write enable ( $\overline{WE}$ ) input is held at a high level ( $V_{IH}$ ) while the  $\overline{CE}$  input is clocked to a low level ( $V_{IL}$ ), a read operation will be performed. At the access time ( $t_{AC}$ ), valid data will appear at the output. Since the output is unlatched by a positive transition of  $\overline{CE}$ , it will be in the high impedance state from the previous cycle until the access time. It will go to the high impedance state again at the end of the current cycle when  $\overline{CE}$  goes high.

The address lines may be set up for the next cycle any time after the address hold time has been satisfied for the current cycle.

## WRITE CYCLE

Data to be written into a selected cell is latched into the chip by the later negative transition of  $\overline{CE}$  or  $\overline{WE}$ . If  $\overline{WE}$  is brought low before  $\overline{CE}$ , the cycle is an "Early Write" cycle, and data will be latched by  $\overline{CE}$ . If  $\overline{CE}$  is brought low before  $\overline{WE}$ , as in a Read-Modify-Write cycle, then data will be latched by  $\overline{WE}$ .

If the cycle is an "Early Write" cycle, the output will remain in the high impedance state. For a Read-Modify-Write cycle; the output will be active for the Modify and Write portions of the memory cycle until  $\overline{CE}$  goes high. If  $\overline{WE}$  is brought low after  $\overline{CE}$  but before the access time, the state of the output will be undefined. The desired data will be written into the cell if data-in is valid on the leading edge of  $\overline{WE}$ ,  $t_{DIH}$  is satisfied, and  $\overline{WE}$  occurs prior to  $\overline{CE}$  going high by at least the minimum lead time ( $t_{WPL}$ ).



## READ-MODIFY-WRITE

Read and Write cycles can be combined to allow reading of a selected location and then modifying that data within the same memory cycle. Data is read at the access time and modified during a period defined by the user. New data is written between  $\overline{WE}$  low and the positive transition of  $\overline{CE}$ . Data out will remain valid until the rising edge of  $\overline{CE}$ . A minimum R-M-W cycle time can be calculated by  $t_{RMW} = t_{AC} + t_{MOD} + t_{WPL} + t_p + 3 t_T$ ; where  $t_{RMW}$  is the cycle time,  $t_{AC}$  is the access time,  $t_{MOD}$  is the user defined modify time,  $t_{WPL}$  is the  $\overline{WE}$  to  $\overline{CE}$  lead time,  $t_p$  is the  $\overline{CE}$  high time, and  $t_T$  is one transition time.

## POWER DOWN MODE

In power down, data may be retained indefinitely by maintaining  $V_{CC}$  at +3V. However, prior to  $V_{CC}$  going below  $V_{CC}$  minimum ( $\leq 4.5V$ )  $\overline{CE}$  must be taken high ( $V_{IH} = 2.2V$ ) and held for a minimum time period  $t_{ppD}$  and maintained at  $V_{IH}$  for the entire standby period. After power is returned to  $V_{CC}$  min or above,  $\overline{CE}$  must be held high for a minimum of  $t_{rC}$  in order that the device may operate properly. See power down waveforms herein. Any active cycle in progress prior to power down must be completed so that  $t_{CE}$  min is not violated.



# μPD4104



PACKAGE OUTLINES  
μPD4104C

## Plastic

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
B	1.44	0.055
C	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
H	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
K	7.62	0.3
L	6.7	0.26
M	0.25	0.01



μPD4104D

## Cerdip

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
B	1.44	0.055
C	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
H	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
K	7.62	0.3
L	6.7	0.26
M	0.25	0.01