

**FULLY DECODED RANDOM ACCESS MEMORY**

**DESCRIPTION**

The μPD411 Family consists of six 4096 words by 1 bit dynamic N-channel MOS RAMs. They are designed for memory applications where very low cost and large bit storage are important design objectives. The μPD411 Family is designed using dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is a non-destructive. Refreshing is easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic high or a logic low.

**FEATURES**


All of these products are guaranteed for operation over the 0 to 70°C temperature range.

Important features of the μPD411 family are:

- Low Standby Power
- 4096 words x 1 bit Organization
- A single low-capacitance high level clock input with solid ±1 volt margins.
- Inactive Power/0.3 mW (Typ.)
- Power Supply: +12, +5, -5V
- Easy System Interface
- TTL Compatible (Except CE)
- Address Registers on the Chip
- Simple Memory Expansion by Chip Select
- Three State Output and TTL Compatible
- 22 pin Ceramic Dual-in-Line Package
- Replacement for INTEL'S 2107B, TI'S 4060 and Equivalent Devices.
- 5 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE	REFRESH TIME
μPD411	300 ns	470 ns	650 ns	2 ms
μPD411-1	250 ns	470 ns	640 ns	2 ms
μPD411-2	200 ns	400 ns	520 ns	2 ms
μPD411-3	150 ns	380 ns	470 ns	2 ms
μPD411-4	135 ns	320 ns	320 ns	2 ms

**PIN CONFIGURATION**



**PIN NAMES**

A0 - A11	Address Inputs
A0 - A5	Refresh Addresses
CE	Chip Enable
CS	Chip Select
DIN	Data Input
DOUT	Data Output
WE	Write Enable
VDD	Power (+12V)
VCC	Power (+5V)
VSS	Ground
VBB	Power
NC	No Connection

# μPD411

## FUNCTIONAL DESCRIPTION

### CE Chip Enable

A single external clock input is required. All read, write, refresh and read-modify-write operations take place when chip enable input is high. When the chip enable is low, the memory is in the low power standby mode. No read/write operations can take place because the chip is automatically precharging.

### CS Chip Select

The chip select terminal affects the data in, data out and read/write inputs. The data input and data output terminals are enabled when chip select is low. The chip select input must be low on or before the rising edge of the chip enable and can be driven from standard TTL circuits. A register for the chip select input is provided on the chip to reduce overhead and simplify system design.

### WE Write Enable

The read or write mode is selected through the write enable input. A logic high on the WE input selects the read mode and a logic low selects the write mode. The WE terminal can be driven from standard TTL circuits. The data input is disabled when the read mode is selected.

### A<sub>0</sub>–A<sub>11</sub> Addresses

All addresses must be stable on or before the rising edge of the chip enable pulse. All address inputs can be driven from standard TTL circuits. Address registers are provided on the chip to reduce overhead and simplify system design.

### D<sub>IN</sub> Data Input

Data is written during a write or read-modify-write cycle while the chip enable is high. The data in terminal can be driven from standard TTL circuits. There is no register on the data in terminal.


### D<sub>OUT</sub> Data Output

The three state output buffer provides direct TTL compatibility with a fan-out of two TTL gates. The output is in the high-impedance (floating) state when the chip enable is low or when the Chip Select input is high. Data output is inverted from data in.

### Refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs A<sub>0</sub> through A<sub>5</sub> or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row.

The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, the chip select must be high.



BLOCK DIAGRAM

**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature . . . . .	0°C to +70°C . . . . .	+10°C to +55°C
Storage Temperature . . . . .	-55°C to +150°C . . . . .	-55°C to +150°C
All Output Voltages . . . . .	-0.3 to +20 Volts . . . . .	-0.3 to +25 Volts ①
All Input Voltages . . . . .	-0.3 to +20 Volts . . . . .	-0.3 to +25 Volts ①
Supply Voltage V <sub>DD</sub> . . . . .	-0.3 to +20 Volts . . . . .	-0.3 to +25 Volts ①
Supply Voltage V <sub>CC</sub> . . . . .	-0.3 to +20 Volts . . . . .	-0.3 to +25 Volts ①
Power Dissipation . . . . .	1.0W . . . . .	1.5W

Note: ① Relative to V<sub>BB</sub>

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

**DC CHARACTERISTICS**

T<sub>a</sub> = 0°C to 70°C, V<sub>DD</sub> = +12V ±5%, V<sub>CC</sub> = +5V ±5%, V<sub>BB</sub> = -5V ±5%, V<sub>SS</sub> = 0V, Except V<sub>DD</sub> = +15V ±5% for 4114.

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP ①	MAX		
Input Load Current	I <sub>LI</sub>		0.01	10	μA	V <sub>IN</sub> = V <sub>IL</sub> MIN to V <sub>IH</sub> MAX
CE Input Load Current	I <sub>LC</sub>		0.01	10	μA	V <sub>IN</sub> = V <sub>ILC</sub> MIN to V <sub>IHC</sub> MAX
Output Leakage Current for High Impedance State	I <sub>LO</sub>		0.01	10	μA	CE = V <sub>ILC</sub> or $\overline{CS}$ = V <sub>IH</sub> V <sub>O</sub> = 0V to 5.25V
V <sub>DD</sub> Supply Current during CE off	I <sub>DD OFF</sub>		20	200	μA	CE = 1.0V to 0.6V
V <sub>DD</sub> Supply Current during CE on	I <sub>DD ON</sub>		35 ⑤	60 ④	mA	CE = V <sub>IHC</sub> , T <sub>a</sub> = 25°C
Average V <sub>DD</sub> Current	I <sub>DD AV</sub>				mA	T <sub>a</sub> = 25°C
μPD411	I <sub>DD AV</sub>		37	60	mA	Cycle Time = 470 ns
μPD411-1	I <sub>DD AV</sub>		37	60	mA	Cycle Time = 470 ns
μPD411-2	I <sub>DD AV</sub>		37	60	mA	Cycle Time = 400 ns
μPD411-3	I <sub>DD AV</sub>		41	65	mA	Cycle Time = 380 ns
μPD411-4	I <sub>DD AV</sub>		55	80	mA	Cycle Time = 320 ns
V <sub>BB</sub> Supply Current ②	I <sub>BB</sub>		5	100	μA	
V <sub>CC</sub> Supply Current during CE off ③	I <sub>CC OFF</sub>		0.01	10	μA	CE = V <sub>ILC</sub> or $\overline{CS}$ = V <sub>IH</sub>
Input Low Voltage	V <sub>IL</sub>	1.0		0.6	V	
Input High Voltage	V <sub>IH</sub>	2.4		V <sub>CC</sub> +1	V	
CE Input Low Voltage	V <sub>ILC</sub>	1.0		0.6	V	
CE Input High Voltage	V <sub>IHC</sub>	V <sub>DD</sub> -1	V <sub>DD</sub>	V <sub>DD</sub> +1	V	
Output Low Voltage	V <sub>OL</sub>	0		0.40	V	I <sub>OL</sub> = 3.2 mA
Output High Voltage	V <sub>OH</sub>	2.4		V <sub>CC</sub>	V	I <sub>OH</sub> = 2.0 mA

Notes: ① Typical values are for T<sub>a</sub> = 25°C and nominal power supply voltages.

② The I<sub>BB</sub> current is the sum of all leakage current.

③ During CE on V<sub>CC</sub> supply current is dependent on output loading. V<sub>CC</sub> is connected to output buffer only.

④ 65 mA for μPD411-3  
80 mA for μPD411-4

⑤ 41 mA for μPD411-3  
55 mA for μPD411-4

**CAPACITANCE**

T<sub>a</sub> = 0° - 70°C

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Address Capacitance, $\overline{CS}$	CAD		4	6	pF	V <sub>IN</sub> = V <sub>SS</sub>
CE Capacitance	CCE		18	27	pF	V <sub>IN</sub> = V <sub>SS</sub>
Data Output Capacitance	CO <sub>UT</sub>		5	7	pF	V <sub>OUT</sub> = 0V
D <sub>1N</sub> and W <sub>E</sub> Capacitance	C <sub>IN</sub>		8	10	pF	V <sub>IN</sub> = V <sub>SS</sub>



# μPD411

## READ CYCLE

## AC CHARACTERISTICS

T<sub>a</sub> = 0°C to 70°C, V<sub>DD</sub> = 12V ± 5%, V<sub>CC</sub> = 5V ± 5%, V<sub>BB</sub> = -5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise noted,  
 Except V<sub>DD</sub> = +15V ± 5% for 411-4

PARAMETER	SYMBOL	LIMITS										UNIT
		μPD411		μPD411-1		μPD411-2		μPD411-3		μPD411-4		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Time Between Refresh	t <sub>REF</sub>		2		2		2		2		2	ms
Address to CE Set Up Time	t <sub>AC</sub>	0		0		0		0		0		ns
Address Hold Time	t <sub>AH</sub>	150		150		150		150		100		ns
CE Off Time	t <sub>CC</sub>	130		170		130		130		80		ns
CE Transition Time	t <sub>T</sub>	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	t <sub>CF</sub>	0	130	0	130	0	130	0	130	0	130	ns
Cycle Time	t <sub>CY</sub>	470		470		400		380		320		ns
CE on Time	t <sub>CE</sub>	300	3000	260	3000	230	3000	210	3000	200	3000	ns
CE Output Delay	t <sub>CO</sub>		280		230		180		130		115	ns
Access Time	t <sub>ACC</sub>		300		250		200		150		135	ns
CE to $\overline{WE}$	t <sub>WL</sub>	40		40		40		40		40		ns
$\overline{WE}$ to CE on	t <sub>WC</sub>	0		0		0		0		0		ns

## WRITE CYCLE

T<sub>a</sub> = 0°C to 70°C, V<sub>DD</sub> = 12V ± 5%, V<sub>CC</sub> = 5V ± 5%, V<sub>BB</sub> = -5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise noted,  
 Except V<sub>DD</sub> = +15V ± 5% for 411-4

PARAMETER	SYMBOL	LIMITS										UNIT
		μPD411		μPD411-1		μPD411-2		μPD411-3		μPD411-4		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	t <sub>CY</sub>	470		470		400		380		320		ns
Time Between Refresh	t <sub>REF</sub>		2		2		2		2		2	ms
Address to CE Set Up Time	t <sub>AC</sub>	0		0		0		0		0		ns
Address Hold Time	t <sub>AH</sub>	150		150		150		150		100		ns
CE Off Time	t <sub>CC</sub>	130		170		130		130		80		ns
CE Transition Time	t <sub>T</sub>	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	t <sub>CF</sub>	0	130	0	130	0	130	0	130	0	130	ns
CE on Time	t <sub>CE</sub>	300	3000	260	3000	230	3000	210	3000	200	3000	ns
$\overline{WE}$ to CE off	t <sub>W</sub>	180		180		150		150		65		ns
CE to $\overline{WE}$	t <sub>CW</sub>	300		260		230		210		200		ns
D <sub>IN</sub> to $\overline{WE}$ Set Up (1)	t <sub>DW</sub>	0		0		0		0		0		ns
D <sub>IN</sub> Hold Time	t <sub>DH</sub>	40		40		40		40		40		ns
$\overline{WE}$ Pulse Width	t <sub>WP</sub>	180		180		150		100		65		ns

Note: (1) If  $\overline{WE}$  is low before CE goes high then D<sub>IN</sub> must be valid when CE goes high.


## READ – MODIFY – WRITE CYCLE

T<sub>a</sub> = 0°C to 70°C, V<sub>DD</sub> = 12V ± 5%, V<sub>CC</sub> = 5V ± 5%, V<sub>BB</sub> = 5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise noted,  
 Except V<sub>DD</sub> = +15V ± 5% for 411-4

PARAMETER	SYMBOL	LIMITS										UNIT
		μPD411		μPD411-1		μPD411-2		μPD411-3		μPD411-4		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Read-Modify-Write (RMW) Cycle Time	t <sub>RWC</sub>	650		640		520		470		320		ns
Time Between Refresh	t <sub>REF</sub>		2		2		2		2		2	ms
Address to CE Set Up Time	t <sub>AC</sub>	0		0		0		0		0		ns
Address Hold Time	t <sub>AH</sub>	150		150		150		150		100		ns
CE Off Time	t <sub>CC</sub>	130		170		130		130		80		ns
CE Transition Time	t <sub>T</sub>	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	t <sub>CF</sub>	0	130	0	130	0	130	0	130	0	130	ns
CE Width During RMW	t <sub>CRW</sub>	480	3000	430	3000	350	3000	300	3000	200	3000	ns
$\overline{WE}$ to CE on	t <sub>WC</sub>	0		0		0		0		0		ns
$\overline{WE}$ to CE off	t <sub>W</sub>	180		180		150		150		65		ns
$\overline{WE}$ Pulse Width	t <sub>WP</sub>	180		180		150		100		65		ns
D <sub>IN</sub> to $\overline{WE}$ Set Up	t <sub>DW</sub>	0		0		0		0		0		ns
D <sub>IN</sub> Hold Time	t <sub>DH</sub>	40		40		40		40		40		ns
CE to Output Display	t <sub>CO</sub>		280		230		180		130		115	ns
Access Time	t <sub>ACC</sub>		300		250		200		150		135	ns


TIMING WAVEFORMS

READ CYCLE ①




- Notes
- ① For refresh cycle row and column addresses must be stable t<sub>AC</sub> and remain stable for entire t<sub>AH</sub> period.
  - ② V<sub>DD</sub> - 2V is the reference level for measuring timing of CE.
  - ③ V<sub>SS</sub> + 2V is the reference level for measuring timing of CE.
  - ④ V<sub>IHM</sub>MIN is the reference level for measuring timing of the addresses, CS, WE and D<sub>IN</sub>.
  - ⑤ V<sub>IL</sub>MAX is the reference level for measuring timing of the addresses, CS, WE and D<sub>IN</sub>.
  - ⑥ V<sub>SS</sub> + 2.0V is the reference level for measuring timing of D<sub>OUT</sub>.
  - ⑦ V<sub>SS</sub> + 0.8V is the reference level for measuring timing of D<sub>OUT</sub>.

WRITE CYCLE









- Notes
- ① V<sub>DD</sub> - 2V is the reference level for measuring timing of CE.
  - ② V<sub>SS</sub> + 2V is the reference level for measuring timing of CE.
  - ③ V<sub>IHM</sub>MIN is the reference level for measuring timing of the addresses, CS, WE and D<sub>IN</sub>.
  - ④ V<sub>IL</sub>MAX is the reference level for measuring timing of the addresses, CS, WE and D<sub>IN</sub>.

READ-MODIFY-WRITE CYCLE



- Note ① WE must be at V<sub>IH</sub> until end of t<sub>CO</sub>.

## TYPICAL OPERATING CHARACTERISTICS (Except 411-4)



$$\text{Power consumption} = V_{DD} \times I_{DDAV} + V_{BB} \times I_{BB}$$


## POWER CONSUMPTION

Typical power dissipation for each product is shown below.

	mW (TYP.)	CONDITIONS
μPD411	450	T <sub>a</sub> = 25° C, t <sub>cy</sub> = 470ns, t <sub>CE</sub> = 300ns
μPD411-1	450	T <sub>a</sub> = 25° C, t <sub>cy</sub> = 470ns, t <sub>CE</sub> = 260ns
μPD411-2	450	T <sub>a</sub> = 25° C, t <sub>cy</sub> = 400ns, t <sub>CE</sub> = 230ns
μPD411-3	550	T <sub>a</sub> = 25° C, t <sub>cy</sub> = 380ns, t <sub>CE</sub> = 210ns
μPD411-4	660	T <sub>a</sub> = 25° C, t <sub>cy</sub> = 320ns, t <sub>CE</sub> = 200ns


See above curves for power dissipation versus cycle time.

CURRENT WAVEFORMS



3

PACKAGE OUTLINE  
μPD411D



(Plastic)

ITEM	MILLIMETERS	INCHES
A	27.43 MAX	1.079 MAX
B	1.27 MAX	0.05 MAX
C	2.54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E	25.4 ± 0.3	1.0
F	1.5 ± 0.2	0.059
G	3.5 ± 0.3	0.138
H	3.7 ± 0.3	0.145
I	4.2 MAX	0.165 MAX
J	5.08 MAX	0.200 MAX
K	10.16 ± 0.15	0.400
L	9.1 ± 0.2	0.358
M	0.25 ± 0.05	0.009