


Description

The μ PD41257 is a 262,144-word by 1-bit dynamic NMOS RAM designed to operate from a single +5-volt power supply. A double-polylayer N-channel silicon gate fabrication process provides for high storage cell density, high performance, and high reliability. The device also uses a single-transistor dynamic storage cell and advanced dynamic circuitry, including 1024 sense amplifiers, which ensure that power dissipation is minimized. The negative voltage substrate bias is automatically generated internally.

The three-state output is controlled by CAS independent of RAS. Nibble mode read or write cycles are available by cycling CAS.


Refreshing is initiated by a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle that enables internal generation of the refresh address. Refreshing is also accomplished by means of $\overline{\text{RAS}}$ only refresh cycles, hidden refresh cycles, or by normal read or write cycles on the 256 address combinations of A_0 - A_7 during a 4-ms period.

Features




Pin Configurations

16-Pin Plastic DIP




18-Pin Plastic Leaded Chip Carrier (PLCC)





Block Diagram



Pin Identification ... DataS

Symbol	Function	
A ₀ -A ₈	Address inputs	
D _{IN}	Data input	
D _{OUT}	Data output	
WE	Write enable	
RAS	Row address strobe	
CAS	Column address strobe	
GND	Ground	
V _{CC}	+5.0-volt power supply	

Capacitance

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter			Limita	8		
	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	C _{I1}			5	pF	A ₀ -A ₈ , D _{IN}
	C _{I2}		-	8	pF	RAS, CAS, WE
Output capacitance	C ₀			7	pF	D _{OUT}

Absolute Maximum Ratings

Voltage on any pin relative to GND	−1.0 to +7.0 V
Short-circuit output current	50 mA
Power dissipation, PD	1 W
Operating temperature, T _A	0 to +70°C
Storage temperature, T _{STG}	-55 to +150°C

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Ordering Information

Part Number	Access Time (max)	R/W Cycle (min)	Package			
μPD41257C-12	120 ns	220 ns	16-pin plastic DIP			
C-15	150 ns	260 ns				
C-20	200 ns	330 ns				
μPD41257L-12	120 ns	220 ns	18-pin PLCC			
L-15	150 ns	260 ns				
L-20	200 ns	330 ns				



DC Characteristics

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; V_{CC} = 5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}$

		Limits			
Symbol	Min	Тур	Max	Unit	Test Conditions
l _{CC2}			5	mA	RAS = V _{IH} ; D _{OUT} = high impedance
l _{l(L)}	-10		10	μΑ	Any input $V_{IN} = 0$ V to V_{CC} ; all other pins not under test = 0 V
I _{O(L)}	-10		10	μΑ	D _{OUT} disabled; V _{OUT} = 0 to 5.5 V
V _{OH}	2.4		V _{CC}	٧	I _{OUT} = -5 mA
V _{OL}	0		0.4	٧	I _{OUT} = 4.2 mA
V _{CC}	4.5	5.0	5.5	٧	
GND	0	0	0	V	
V _{IH}	2.4		5.5	<u>v</u>	All inputs
V _{IL}	-1.0		0.8	V	All inputs
	I _{CC2} I _{I(L)} I _{O(L)} V _{OH} V _{OL} V _{CC} GND V _{IH}	ICC2 II(L) -10 VOH 2.4 VOL 0 VCC 4.5 GND 0 VIH 2.4	Symbol Min Typ ICC2 II(L) -10 IO(L) -10 -10 VOH 2.4 -10 VOL 0 0 VCC 4.5 5.0 GND 0 0 VIH 2.4	Symbol Min Typ Max ICC2 5 I(L) -10 10 IO(L) -10 10 VOH 2.4 VCC VOL 0 0.4 VCC 4.5 5.0 5.5 GND 0 0 0 VIH 2.4 5.5	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = 5.0 \text{ V} \pm 10\%$

	-	μPD	41257-12	μPD	41257-15	µPD4	1257-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Standard Operation						*****			
Average power supply operating current	I _{CC1}		75		70		60	mA	RAS, CAS cycling; t _{RC} = t _{RC} min (Note 5)
Average power supply current, refresh cycle	Іссз		60		55	1.4	55	mA	RAS cycling; CAS = V _{IH} t _{RC} = t _{RC} min (Note 5)
Random read or write cycle time	trc	220	ata	260	166	330	U.C	ns	(Note 6)
Read-write cycle time	tRWC	265		310		390		пѕ	(Note 6)
Access time from RAS	trac		120		150		200	ns	(Notes 7, 8)
Access time from CAS	tCAC		60		75		100	ns	(Notes 7, 9)
Output buffer turnoff delay	toff	0	30	0	40	0	50	ns	(Note 10)
Rise and fall transition time	t _T	3	50	3	50	3	50	ns	(Note 4)
RAS precharge time	t _{RP}	90		100		120		ns	
RAS pulse width	t _{RAS}	120	10,000	150	10,000	200	10,000	ns	
RAS hold time	trsh	60		75		100		ns	
CAS pulse width	t _{CAS}	60	10,000	75	10,000	100	10,000	ns	<u> </u>
AS hold time	t _{CSH}	120		150		200		ns	
RAS to CAS delay time	tRCD	25	60	25	75	35	100	ns	(Note 11)
CAS to RAS precharge time	t _{CRP}	10		10		10		ns	(Note 12)
AS precharge time	t _{CPN}	30		30	·	35	· · · · · · · · · · · · · · · · · · ·	ns	,,
RAS precharge CAS old time	t _{RPC}	0		0		0	· ·	ns	
low address setup time	tasr	0		0		0		ns	

μPD41257



AC Characteristics (cont)

		μPD41	257-12	μPB41	257-15	µ₽0412	257-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	
Standard Operation (co	nt)									
Row address hold time	t _{RAH}	15		15		25		ns		
Column address setup time	tasc	0		0		0		ns		
Column address hold time	t _{CAH}	20		25		55		ns		
Column address ho <u>ld</u> time referenced to RAS	t _{AR}	80		100		155		ns		
Read command setup time	trcs	0		0		0		ns		
Read command hold time referenced to RAS	^t rrh	10		10		25		ns	(Note 13)	
Read command hold time referenced to CAS	t _{RCH}	0		0		0		ns	(Note 13)	
Write command hold time	twcH	30		40		55		ns		
Write command hold time referenced to RAS	twcr	90		115	·	155		ns 		
Write command pulse width	t _{WP}	20		25		55		ns		
Write command to RAS lead time	t _{RWL}	40		45		55		ns		
Write command to CAS lead time	t _{CWL}	40		45		55		ns		
Data-in setup time	t _{DS}	0		0		0		ns	(Note 14)	
Data-in hold time	t _{DH}	30		40		55		ns	(Note 14)	
Data-in hold time referenced to RAS	[†] DHR	90	tas	115	aat	155	CO	ns ———		
Refresh period	tref		4		4	10	4	ms		
WE command setup time	twcs	0		0		0		ns	(Note 15)	
CAS to WE delay	t _{CWD}	60		75		100		ns	(Note 15)	
RAS to WE delay	t _{RWD}	120		150		200		ns	(Note 15)	
Nibble Mode										
Average power supply current, nibble mode	I _{CC6}		35		27		27	mA	$\overline{RAS} = V_{IL}$; \overline{CAS} cycling $t_{NC} = t_{NC}$ min (Note 5)	
Nibble-mode cycle time	t _{NC}	60		70		100		ns	(Note 6)	
Nibble-mode access time	†NAC		30		35		50	ns	(Note 7)	
Nibble-mode precharge time	t _{NP}	20		25		40		ns		
Nibble-mode WE pulse width	t _{NWP}	20		25		40		ns		
Nibble-mode CAS pulse width	t _{NAS}	30		35		50	<u> </u>	ns		
Nibble-mode RAS hold time (read cycle)	tnrrsh	30		35		50		ns		
Nibble-mode RAS hold time (write cycle)	t _{NWRSH}	35		35		50		ns		
Nibble-mode CAS to WE delay	tncwd	30		35		50		ns		
Nibble-mode WE to CAS lead time	tncwl	30		35		50		ns ———		



AC Characteristics (cont)

		<i>µ</i> PD41	1257-12	μP041	257-15	µPD41	257-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
CAS Before RAS Ref	resh Cycle								
Average power supply current, CAS before RAS refreshing	I _{CC4}		65		60		55	mA	RAS cycling; CAS = V _{IL} ; t _{RC} = t _{RC} min (Note 5)
CAS setup time for CAS before RAS refreshing	t _{CSR}	10		10		10	 ,	ns	
CAS ho <u>ld ti</u> me for CAS before RAS refreshing	^t CHR	25		30		30		ns	
Read or write cycle time (counter test cycle)	t _{TRC}	245		285		350		ns	
Read-write cycle time (counter test cycle)	trwc	290		335		410		ns	
CAS precharge time (counter test cycle)	t _{TCP}	50		60		80		ns	

Notes:

- (1) An initial pause of 100 μ s is required after power-up, followed by any eight \overline{RAS} cycles before proper device operation is achieved.
- (2) Ac measurements assume $t_T = 5$ ns.
- (3) V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (4) All voltages are referenced to GND.
- (5) I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC6} depend on output loading and cycle rates. Specified values are obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A = 0 to +70 °C) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value in this table, t_{RAC} increases by the amount that t_{RCD} exceeds the value shown. For the \overline{CAS} before \overline{RAS} refresh counter test cycle, t_{RAC} is specified as $t_{RAC} = t_{CHR} + t_{TCP} + t_{CAC} + 2t_T$ and is greater than the maximum specified value shown in this table.
- (9) Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- (10) t_{OFF} (max) defines the time at which the output achieves the open-circuit condition and is not referenced to V_{OH} or V_{OL}.

- (11) Operation within the t_{RCD} (max) limit assures that t_{RAC} (max) can be met. Time t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max), access time is controlled exclusively by t_{CAC}.
- (12) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (13) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of CAS for early write cycles and to the leading edge of WE for delayed write or read-modify-write cycles.
- (15) t_{WCS}, t_{CWD}, t_{NCWD}, and t_{RWD} are restrictive operating parameters in read-write/read-modify-write cycles only.
 - If $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle or a nibble mode early write cycle and the data output pin will remain open-circuit throughout the entire cycle.
 - If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and the data output pin will contain data read from the selected cell.
 - If $t_{NCWD} \ge t_{NCWD}$ (min), the cycle is a nibble mode read-write cycle and the data output pin will contain data read from the selected cell.


If none of the above conditions is met, the condition of the data output pin (at access time and until $\overline{\text{CAS}}$ returns to V_{IH}) is indeterminate.

μPD41257




Timing Waveforms

Read Cycle






Write Cycle (Early Write)






Read-Write/Read-Modify-Write Cycle






RAS-Only Refresh Cycle




CAS Before RAS Refresh Cycle





Hidden Refresh Cycle




Nibble Mode

The μ PD41257 is capable of executing nibble read, write, or read-modify-write cycles. Nibble mode allows high-speed serial access of a maximum of 4 data bits. The first bit is determined by the row and column addresses, and the next bits are accessed automatically by cycling CAS while RAS is held low. The addresses of nibble bits are determined by the combination of row address A_8 and column address A_8 in the following sequence.


Sequence Nibble Bit	Row Address									Column Address										
	Ag	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	A ₈	A ₇	A ₆	A ₅	A 4	A ₃	A ₂	A ₁	A ₀	Comment	
RAS/CAS	1	0	1	0	0	0	1	0	1	0	0	1	0	1	0	1	0	0	0	Example: external address input
CAS cycling	2	1	1	0	0	0	1	0	1	0	0	1	0	1	0	1	0	0	0	Internal address generated
CAS cycling	3	0	1	0	0	0	1	0	1	0	1	1	0	1	0	1	0	0	0	
CAS cycling	4	1	1	0	0	0	1	0	1	0	1	1	0	1	0	1	0	0	0	
CAS cycling	1	0	1	0	0	0	1	0	1	0	0	1	0	1	0	1	0	0	0	Repeated sequence



Nibble Mode Read Cycle










Nibble Mode Read-Modify-Write Cycle





CAS Before RAS Refresh Counter Test


The CAS before RAS refresh counter functionality is verified by using the CAS before RAS refresh counter test cycle. After CAS before RAS refresh operation, CAS goes to a high level (after prescribed time t_{CHR}) and then goes to a low level (after prescribed time t_{TCP}) while RAS is held at a low level. The read, write, and read-modify-write operations are enabled as shown in the CAS before RAS refresh counter test timing diagrams. A row address is defined by the CAS before RAS refresh internal address counter, and a column address is defined by latching the external address at the second falling edge of CAS.

Suggested CAS before RAS refresh counter test pattern:

(1) Initialize the internal refresh counter using 8 RASonly refresh cycles after power-on.


- (2) Write a test pattern of zeros into 256 memory cells at a single fixed column address using 256 CAS before RAS refresh counter test write cycles.
- (3) Using the CAS before RAS refresh counter test read-modify-write cycle, read the "0" previously written during operation (2) and write a new "1" in the same cycle. Repeat this 256 times to write a pattern of ones into the 256 memory cells.
- (4) Read the "1" written in operation (3) using the CAS before RAS refresh counter test read cycle.
- (5) Complement the test pattern data and repeat operations (2), (3), and (4).

CAS Before RAS Refresh Counter Test Read Cycle





CAS Before RAS Refresh Counter Test Write Cycle





CAS Before RAS Refresh Counter Test Read-Modify-Write Cycle

