

Description

The μPD424170A/L and μPD42S4170A/L are fast-page dynamic RAMs organized as 262,144 words by 16 bits and designed to operate from a single power supply.

Optional features are power supply voltage (+5 V or +3.3 V) and a new refresh mode called "self-refresh."

<u>μPD</u>	<u>Options</u>
424170A	+5 V
424170L	+3.3 V
42S4170A	+5 V; self-refresh mode
42S4170L	+3.3 V; self-refresh mode

Advanced polycide technology using stacked capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

Word writing (I/O₁ - I/O₈), upper byte writing (I/O₉ - I/O₁₆), and lower byte writing (I/O₁ - I/O₈) are all possible using UWE and LWE. If UWE or LWE goes low during an early write cycle, all data outputs remain in high impedance. Either going low causes a byte write cycle, while bringing both low at the same time results in a word write cycle. UWE and LWE cannot be staggered within the same write cycle.

Refreshing may be accomplished by a CAS before RAS refresh cycle (CBR) that internally generates the refresh address. RAS-only refresh cycles will also refresh all memory locations.

The self-refresh mode is entered by holding RAS low for longer than 100 μs during a CBR cycle. Detection of this long RAS time starts an internal oscillator that maintains data integrity without external clocking. The slow refresh reduces the data hold current to less than 200 microamperes. Self-refresh mode is used with microprocessors that have a "sleep mode" for low-power applications such as notebook PCs.


Features

- 262,144 by 16-bit organization
- Single power supply (+5-volt or +3.3-volt)
- Self-refresh option (slow internal automatic refresh)
- Fast-page option

- Byte write control with UWE and LWE
- Low power dissipation
- CAS before RAS refreshing
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- Multiplexed row and column addresses
- 1024 refresh cycles every 16 ms
- 40-pin SOJ, 40-pin ZIP, and 44/40-pin TSOP plastic packaging

Pin Configurations

40-Pin Plastic SOJ



ESYL-8504A

7a

Pin Configurations (cont)

40-Pin Plastic ZIP

μPD424170A/L, 42S4170A/L

I/O ₉	1	I/O ₁₀	2
I/O ₁₁	3	I/O ₁₂	4
GND	5	I/O ₁₃	6
I/O ₁₄	7	I/O ₁₅	8
I/O ₁₆	9	GND	10
VCC	11	I/O ₁	12
I/O ₂	13	I/O ₃	14
I/O ₄	15	VCC	16
I/O ₅	17	I/O ₆	18
I/O ₇	19	I/O ₈	20
NC	21	LWE	22
UWE	23	RAS	24
A ₉	25	A ₀	26
A ₁	27	A ₂	28
A ₃	29	VCC	30
GND	31	A ₄	32
A ₅	33	A ₆	34
A ₇	35	A ₈	36
OE	37	CAS	38
NC	39	NC	40

83YL-8506A

44/40-Pin Plastic TSOP (Reverse Pinouts)

μPD424170A/L, 42S4170A/L

GND	1	○	44	V _{CC}
I/O ₁₆	2		43	I/O ₁
I/O ₁₅	3		42	I/O ₂
I/O ₁₄	4		41	I/O ₃
I/O ₁₃	5		40	I/O ₄
GND	6		39	V _{CC}
I/O ₁₂	7		38	I/O ₅
I/O ₁₁	8		37	I/O ₆
I/O ₁₀	9		36	I/O ₇
I/O ₉	10		35	I/O ₈
				-7KF
NC	13		32	NC
NC	14		31	NC
CAS	15		30	UWE
OE	16		29	RAS
A ₈	17		28	A ₉
A ₇	18		27	A ₀
A ₆	19		26	A ₁
A ₂	20		25	A ₂
A ₃	21		24	A ₃
VCC	22	○	23	GND

83YL-8506A

Suffix -7KF in the package identifier denotes reverse pinout sequence.

83YL-8507A

44/40-Pin Plastic TSOP (Normal Pinouts)

μPD424170A/L, 42S4170A/L

VCC	10	44	GND
I/O ₁	2	43	I/O ₁₆
I/O ₂	3	42	I/O ₁₅
I/O ₃	4	41	I/O ₁₄
I/O ₄	5	40	I/O ₁₃
VCC	6	39	GND
I/O ₅	7	38	I/O ₁₂
I/O ₆	8	37	I/O ₁₁
I/O ₇	9	36	I/O ₁₀
I/O ₈	10	35	I/O ₉
			-7JF
NC	13	32	NC
LWE	14	31	NC
UWE	15	30	CAS
RAS	16	29	OE
A ₉	17	28	A ₈
A ₀	18	27	A ₇
A ₁	19	26	A ₆
A ₂	20	25	A ₅
A ₃	21	24	A ₄
VCC	22	○	23
			GND


Suffix -7JF in the package identifier denotes normal pinout sequence.

83YL-8506A

Pin Identification

Name	Function
A ₀ - A ₉	Address Inputs
CAS	Column address strobe
I/O ₁ - I/O ₁₆	Data inputs and outputs
OE	Output enable
RAS	Row address strobe
UWE and LWE	Byte write enable
GND	Ground
V _{CC}	+5-volt or +3.3-volt power supply
NC	No connection

Block Diagram



B3YL-77478

Truth Table

Function	RAS	LWE	UWE	CAS	OE	I/O ₁ - I/O ₈	I/O ₉ - I/O ₁₆
Standby	V _{IH}	X	X	X	X	High-Z	High-Z
Refresh cycle	V _{IL}	X	X	V _{IH}	X	High-Z	High-Z
Byte write cycle	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Data input	High-Z
	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IH}	High-Z	Data input
Word read cycle	V _{IL}	V _{IH}	V _{IH}	V _{IL}	V _{IL}	Data output	Data output
Word write cycle	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	Data input	Data input
—	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	High-Z	High-Z

X = don't care.

7a

Ordering Information, μPD424170A (+ 5-volt power)

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
μPD424170ALE-60	60 ns	40 ns	20 ns	40-pin plastic SOJ
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
μPD424170AV-60	60 ns	40 ns	20 ns	40-pin plastic ZIP
V-70	70 ns	45 ns		
V-80	80 ns	50 ns		
μPD424170AG5-60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (normal pinouts)
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
μPD424170AG5M-60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

Ordering Information, μPD424170L (+ 3.3-volt power)

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
μPD424170LLE-A60	60 ns	40 ns	20 ns	40-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
μPD424170LV-A60	60 ns	40 ns	20 ns	40-pin plastic ZIP
V-A70	70 ns	45 ns		
V-A80	80 ns	50 ns		
μPD424170LG5-A60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
μPD424170LG5M-A60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		

Ordering Information, μ PD42S4170A (+ 5-volt power; self-refresh mode)

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
μ PD42S4170ALE-60	60 ns	40 ns	20 ns	300 μ A	40-pin plastic SOJ
LE-70	70 ns	45 ns			
LE-80	80 ns	50 ns			
μ PD42S4170AV-60	60 ns	40 ns	20 ns	300 μ A	40-pin plastic ZIP
V-70	70 ns	45 ns			
V-80	80 ns	50 ns			
μ PD42S4170AG5-60	60 ns	40 ns	20 ns	300 μ A	44/40-pin plastic TSOP (normal pinouts)
G5-70	70 ns	45 ns			
G5-80	80 ns	50 ns			
μ PD42S4170AG5M-60	60 ns	40 ns	20 ns	300 μ A	44/40-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	45 ns			
G5M-80	80 ns	50 ns			

Ordering Information, μ PD42S4170L (+ 3.3-volt power; self-refresh mode)

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
μ PD42S4170LLE-A60	60 ns	40 ns	20 ns	100 μ A	40-pin plastic SOJ
LE-A70	70 ns	45 ns			
LE-A80	80 ns	50 ns			
μ PD42S4170LV-A60	60 ns	40 ns	20 ns	100 μ A	40-pin plastic ZIP
V-A70	70 ns	45 ns			
V-A80	80 ns	50 ns			
μ PD42S4170LG5-A60	60 ns	40 ns	20 ns	100 μ A	44/40-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns			
G5-A80	80 ns	50 ns			
μ PD42S4170LG5M-A60	60 ns	40 ns	20 ns	100 μ A	44/40-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns			
G5M-A80	80 ns	50 ns			

Absolute Maximum Ratings

Voltage on any pin relative to GND	
+5-volt devices	-1.0 to +7.0 V
+3.3-volt devices	-0.5 to +4.6 V
Operating temperature, T_{AOPR}	
Storage temperature, T_{STG}	
Short-circuit output current, I_{OS}	
+5-volt devices	50 mA
+3.3-volt devices	20 mA
Power dissipation, P_D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	+5-Volt Devices			+3.3-Volt Devices			Unit
		Min	Typ	Max	Min	Typ	Max	
Input voltage, high	V_{IH}	2.4		$V_{CC} + 1.0$	2.0		$V_{CC} + 0.3$	V
Input voltage, low	V_{IL}	-1.0		0.8	-0.5		0.8	V
Supply voltage	V_{CC}	4.5	5.0	5.5	3.0	3.3	3.6	V
Ambient temperature	T_A	0		+70	0		+70	°C

Self-Refresh Current

$T_A = 0$ to $+70^\circ\text{C}$; $V_{CC} = +5 \text{ V} \pm 10\%$ (42S4170A) or $+3.3 \text{ V} \pm 0.3 \text{ V}$ (42S4170L)

Symbol	42S4170A	42S4170L	Conditions
I_{CC7}	$300 \mu\text{A}$ max	$100 \mu\text{A}$ max	I/O pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}$; $V_{IL} \leq 0.2 \text{ V}$ or open. Other input pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}$; $V_{IL} \leq 0.2 \text{ V}$ or open. $t_{RAS} \geq 100 \mu\text{s}$

DC Characteristics; +5-Volt Devices

$T_A = 0$ to $+70^\circ\text{C}$; $V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I_{CC2}			2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH}$ (min); $I_O = 0 \text{ mA}$
				300	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$; $I_O = 0 \text{ mA}$
Input leakage current	$I_{I(L)}$	-10		10	μA	$V_{IN} = 0 \text{ V}$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	μA	D_{OUT} disabled; $V_{OUT} = 0 \text{ V}$ to V_{CC}
Output voltage, low	V_{OL}			0.4	V	$I_{OL} = 4.2 \text{ mA}$
Output voltage, high	V_{OH}	2.4			V	$I_{OH} = -5 \text{ mA}$

DC Characteristics; +3.3-Volt Devices $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +3.3 \text{ V} \pm 0.3 \text{ V}$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I_{CC2}			500	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH} (\text{min}); I_O = 0 \text{ mA}$
				100	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	$I_{IL(L)}$	-5		5	μA	$V_{IN} = 0 \text{ V} \text{ to } V_{CC}$; all other pins not under test = 0 V
Output leakage current	$I_{OL(L)}$	-5		5	μA	D_{OUT} disabled; $V_{OUT} = 0 \text{ V} \text{ to } V_{CC}$
Output voltage, low	V_{OL}			0.4	V	$I_{OL} = 2.0 \text{ mA}$
Output voltage, high	V_{OH}	2.4			V	$I_{OH} = -2.0 \text{ mA}$

AC Characteristics $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\% \text{ or } +3.3 \text{ V} \pm 0.3 \text{ V}$

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Operating current, average	$I_{CC1} (+5)$		110		100		90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling; $t_{RC} = t_{RC}$ min (Note 5)
	$I_{CC1} (+3.3)$		100		90		80		
Operating current, RAS-only refresh cycle, average	$I_{CC3} (+5)$		110		100		90	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \geq V_{IH}$ min; $t_{RC} = t_{RC}$ min (Note 5)
	$I_{CC3} (+3.3)$		100		90		80		
Operating current, fast-page cycle, average	$I_{CC4} (+5)$		90		80		70	mA	$\overline{\text{RAS}} \leq V_{IL}$; $\overline{\text{CAS}}$ cycling; $t_{PC} = t_{PC}$ min (Note 5)
	$I_{CC4} (+3.3)$		90		80		70		
Operating current, CAS before RAS refresh cycle, average	$I_{CC5} (+5)$		110		100		90	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \leq V_{IL}$ max; $t_{RC} = t_{RC}$ min (Note 5)
	$I_{CC5} (+3.3)$		100		90		80		
Access time from column address	t_{AA}		30		35		40	ns	(Notes 3, 4, 7, 8)
Access time from CAS precharge (rising edge)	t_{ACP}		35		40		45	ns	(Notes 3, 4, 7, 8)
Column address setup time	t_{ASC}	0		0		0		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Column address to WE delay time	t_{AWD}	50		55		70		ns	(Note 14)
Access time from CAS (falling edge)	t_{CAC}		20		20		20	ns	(Notes 3, 4, 7, 8)
Column address hold time	t_{CAH}	15		15		15		ns	
CAS pulse width	t_{CAS}	20	10,000	20	10,000	20	10,000	ns	
CAS hold time for CAS before RAS refreshing	t_{CHR}	15		15		15		ns	(Note 15)
CAS hold time (CBR self-refresh mode)	t_{CHS}	-35		-40		-50		ns	For 42S4170A/L only

AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
CAS to output in low-Z	t_{CLZ}	0		0		0		ns	(Notes 4, 7)
Fast-page CAS precharge time	t_{CP}	10		10		10		ns	
CAS precharge time	t_{CPN}	10		10		10		ns	
Fast-page CAS precharge to WE delay time	t_{CPWD}	55		60		75		ns	(Note 14)
CAS to RAS precharge time	t_{CRP}	10		10		10		ns	(Note 10)
CAS hold time	t_{CSH}	60		70		80		ns	
CAS setup time for CAS before RAS refresh cycle	t_{CSR}	5		5		5		ns	(Note 15)
CAS to WE delay	t_{CWD}	40		40		50		ns	(Note 14)
Write command referenced to CAS lead time	t_{CWL}	15		15		15		ns	
Data-in hold time	t_{DH}	15		15		15		ns	(Notes 13, 16)
Data-in setup time	t_{DS}	0		0		0		ns	(Notes 13, 16)
Masked write hold time referenced to CAS	t_{MCH}	0		0		0		ns	
Masked write setup time referenced to CAS	t_{MCS}	0		0		0		ns	
Masked write hold time referenced to RAS	t_{MRH}	0		0		0		ns	
Access time from OE	t_{OEA}		20		20		20	ns	(Notes 3, 4, 7, 8)
OE data delay time	t_{OED}	15		15		15		ns	
OE command hold time	t_{OEH}	0		0		0		ns	
OE to RAS inactive setup time	t_{OES}	0		0		0		ns	
Output turnoff delay from OE	t_{OEZ}	0	15	0	15	0	15	ns	(Note 9)
Output disable from CAS high	t_{OFF}	0	15	0	15	0	20	ns	(Note 9)
OE to output in low-Z	t_{OLZ}	0		0		0		ns	(Notes 5, 7)
Fast-page read or write cycle time	t_{PC}	40		45		50		ns	(Note 6)
Fast-page read-modify-write cycle time with extended data output	t_{PRWC}	85		90		100		ns	(Note 6)

AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Access time from <u>RAS</u>	t _{RAC}		60		70		80	ns	(Notes 3, 4, 7, 8)
RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	(Note 8)
Row address hold time	t _{RAH}	10		10		10		ns	
Column address lead time referenced to <u>RAS</u> (rising edge)	t _{RAL}	30		35		40		ns	
RAS pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	ns	
Fast-page <u>RAS</u> pulse width	t _{RASP}	60	125,000	70	125,000	80	125,000	ns	
RAS pulse width (CBR self-refresh mode)	t _{RASS}	100		100		100		μs	For 42S4170A/L
Random read or write cycle time	t _{RC}	120		130		150		ns	(Note 6)
RAS to <u>CAS</u> delay time	t _{RCD}	20	40	20	50	20	60	ns	(Note 8)
Read command hold time referenced to <u>CAS</u>	t _{RCCH}	0		0		0		ns	(Note 11)
Read command setup time	t _{RCSS}	0		0		0		ns	
Refresh period	t _{REF}		16		16		16	ms	Addresses A ₀ - A ₉
RAS hold time referenced to <u>CAS</u> precharge	t _{RHCP}	35		40		45		ns	
RAS precharge time	t _{RP}	50		50		60		ns	
RAS precharge <u>CAS</u> hold time	t _{RPC}	0		0		0		ns	
RAS precharge time (CBR self-refresh mode)	t _{RPS}	120		130		150		ns	For 42S4170A/L
Read command hold time referenced to <u>RAS</u>	t _{RRH}	0		0		0		ns	(Note 11)
RAS hold time	t _{RSH}	20		20		25		ns	
Read-modify-write cycle time	t _{RWC}	165		175		200		ns	(Note 6)
RAS to <u>WE</u> delay	t _{RWD}	80		90		105		ns	(Note 14)
Write command referenced to <u>RAS</u> lead time	t _{RWL}	20		20		20		ns	
Rise and fall times	t _T	3	50	3	50	3	50	ns	(Note 4)
Write command hold time	t _{WCH}	15		15		15		ns	(Note 12)

7a

AC Characteristics (cont)


Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0		0		0		ns	(Note 14)
Write command pulse width	t_{WP}	15		15		15		ns	(Note 12)

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of $100\ \mu s$ is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved.
- (3) Ac measurements assume $t_T = 5\ ns$.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ($T_A = 0$ to $+70^\circ C$) is assured.
- (7) Load = 2 TTL ($-1\ mA$, $+4\ mA$) loads and $100\ pF$. For 3.3-volt devices, $V_{OH} = 2.0\ V$ and $V_{OL} = 0.8\ V$ (ac reference levels).
- (8) If $t_{RCD} \leq t_{RAD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max), access time is defined by t_{RAC} (max).
If $t_{RCD} \geq t_{RAD}$ (max), access time is defined by t_{CAC} (max).
If $t_{RAD} \geq t_{RAD}$ (max), access time is defined by t_{AA} (max).
- (9) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs become open-circuit and are not referenced to V_{OH} or V_{OL} .
- (10) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (12) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (13) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of UWE and LWE for delayed write or read-modify-write cycles.
- (14) t_{WCS} , t_{RWD} , t_{CWD} , t_{CPWD} and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min), $t_{RWD} \geq t_{RWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V_{IH}) is indeterminate.
- (15) Holding CAS low prior to RAS going negative will initiate a CAS before RAS refresh cycle (t_{CSR} and t_{CHR} must be satisfied).
- (16) The first WE falling edge is used as a reference for the setup and hold requirements of t_{DS} and t_{DH} (late write cycle).


Timing Waveforms

Word Read Cycle




7a


63Y1-7746B

Timing Waveforms (cont)**Word Early-Write Cycle**

Timing Waveforms (cont)

Byte Early-Write Cycle




Timing Waveforms (cont)**Word Late-Write Cycle**

83YL-7761B


Timing Waveforms (cont)

Byte Late-Write Cycle




Timing Waveforms (cont)

Word Read-Modify-Write Cycle



83YL-7763B


Timing Waveforms (cont)**Byte Read-Modify-Write Cycle**

7a

BSYL-7764B


Timing Waveforms (cont)

Fast-Page Read Cycle




Timing Waveforms (cont)

Word Fast-Page Write Cycle




7a

Timing Waveforms (cont)**Byte Fast-Page Write Cycle**

Timing Waveforms (cont)


Word Fast-Page Read-Modify-Write Cycle



7a

Timing Waveforms (cont)

Byte Fast-Page Read-Modify-Write Cycle




Notes:

[1] WE = LWE or UWE for lower byte write and upper byte write cycles, respectively.

ESYL-77608

Timing Waveforms (cont)


Hidden Refresh Cycle (Read Cycle)



7a



Timing Waveforms (cont)

Byte Hidden-Refresh Cycle (Write)



ESYL-7703B

Timing Waveforms (cont)

RAS-Only Refresh Cycle**CAS Before RAS Refresh Cycle**

7a

Timing Waveforms (cont)

CBR Self-Refresh Cycle

