

MOS INTEGRATED CIRCUIT $\mu PD5205$

C-MOS ANALOG MULTIPLEXER

BAX TRAC SHE BURN

DESCRIPTION

The μ PD5205 is 8-channel C-MOS analog multiplexer. A single-pole 8-position mode and double-pole 4-position mode are settable by 8/4 terminal. TTL/C-MOS compatible input threshold (EN, \overline{CS} , \overline{WR} , RS) make the circuit directly driven by microprocessor. Further advantage each switch has low ON resistance, low leak current and wide analog input range. By these features, the μ PD5205 is the optimum choice for data acquisition system.

TYPICAL CHARACTERISTICS

- Wide Supply Voltage: 44 V
- Low ON Resistance: 270 Ω TYP. (T_a = 25 °C)
- Low Source OFF Leak Current: 5 nA MAX. ($T_a = 25^{\circ}$ C)
- Low Drain ON/OFF Leak Current: 20 nA MAX. (Ta = 25 °C)
- Guaranteed Break-Before-Make Operation


FEATURES

- A single-pole 8 position mode and double-pole 4 position mode are settable.
- TTL/C-MOS compatible digital input level. (EN, CS, WR, RS)
- Analog input voltage range includes V⁺ and V⁻.


ORDERING INFORMATION

Part Number	Package
μPD5205CA	24PIN PLASTIC SHRINK DIP (300 mil)
μPD5205G	24PIN PLASTIC SOP (300 mil)

EQUIVALENT CIRCUIT



CONNECTION DIAGRAM (Top View)



NEC cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

11:10:52:015

A B DC HITHINT OF THE

ABSOLUTE MAXIMUM RATINGS (T_a=25 °C)

Supply Voltage between V ⁺ and V ⁻	V ⁺ V ⁻	44	V
Supply Voltage between V^+ and GND	V ⁺ -GND	25	V
Supply Voltage between GND and V ⁻	GND-V-	25	V
Input Current (Digital Input and S, D)		30	mA
Continuous Current between Source and Drain		20	mĂ
Peak Current between Source and Drain (Pulsed at 1 ms, 10 % Duty Cycle Max.)		40	mΑ
Power Dissipation	Pt	570	mW
Operating Temperature	T _{opt}	-20 to +85	°C
Storage Temperature	T _{stg}	-55 to +125	°C

RECOMMENDED OPERATING CONDITIONS (T_a=25 $^\circ\text{C})$

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V±	±8	±15	±16	v
Low Level Logic Input Voltage (at V*=±15 V)	VINL			0.8	v
High Level Logic Input Voltage (at V [±] =±15 V)	VINH	2.4			v
Minimum Write Pulse Width (Ta=Topt)	tww	300			ns
Data Settling Time (T _a =T _{opt})	^t DW	100			лs
Data Hold Time (T _a =T _{opt})	twD	180			ns
Minimum Reset Pulse Width (Ta=Topt)	tRS	500			ns

ELECTRICAL CHARACTERISTICS (V[±]=±15 V, GND=0)

	0.000	TYP.		MAX.	- <u>-</u>	1		
CHARACTERISTIC	SYMBOL	25 °C	-20 °C	25 °C	85 °C		TEST CON	DITIONS
Analog Input Voltage	VANALOG	±15		±15	±15	v		
Drain-Source ON Resistance	R _{DS(ON)}	270 230	450 450	450 450	550 550	Ω	V _D =10 V V _D =10 V	VINL=0.8 V VINH=2.4 V I _S =200 µA
Drain-Source ON Resistance Matching (Between Channels)	∆R _{DS} (ON)	6				%	$\frac{R_{DS(ON)} MAX}{R_{DS(ON)}}$	-RDS(ON) MIN.
Source OFF		-0.005		±5	±50		V _s ≖10 V V _D ≖−10 V	
Leakage Current	IS(OFF)	-0.005		±5	±50		V _s =-10 V V _D =10 V	
Drain OFF		-0.008		±20	+100	nA	V _D =10 V V _s =-10 V	V _{EN} =0
Leakage Current	^I D(OFF)	-0.008		±20	+100		V _D =−10 V V _s =10 V	
Drain ON Leakage	ID(ON)	0.015		±20	+100	nA	V _D =V _{s(all)} =10 V	
Current		0.015		±20	+100		VD=Vs(all)=-10	V VINH=2.4 V
High Level Logic Input	[†] імн	-0.002 0.006		10	-30 30		V _{IN} =2.4 V V _{IN} =15 V	
Current Low Level Logic Input Current	INL	-0.002		-10	-30	- μΑ	VIN=0 V	
Switching Time of Multiplexer	^t transition	0.6		1		μs		
Break Before Make Interval	^t open	0.2		0.5	· · · · · · · · ·	μs		
Turn ON Time (EN, WR, CS)	ton	0.5		1		μs		
Turn OFF Time (EN, RS, CS)	tOFF	0.5		1		μs		
Charge Injection	٩	20				рС		
OFF Isolation	OIRR	68				dB	VEN=0, RL=1 K, Vs=7 Vr.m.s., f=50	-
Logic Input Capacitance	C _{in}	2.5				pF		
Source OFF Capacitance	CS(OFF)	5				-5	VS=0. VEN=0, WF CS=0, f=140 kHz	₹=0,
Drain OFF Capacitance	C _{D(OFF)}	12				pF	V _D =0, V _{EN} =0, W C _S =0, f=140 kHz	R=0,

З

6 X

		TYP.	MAX.			UNIT	TEST CONDITIONS		
CHARACTERISTIC	SYMBOL	25°C	-20°C	25 °C	85 °C				
Positive Supply Current	1+			2.5		- mA	VEN=0, VAX=0		
Negative Supply Current	1-			-1.5			V _{EN} =0. V _{AX} ≠0		

Notes:

Please connect V⁻pin to the minimum voltage level and have a care that V⁻will not go to open or not go to higher than GND 1. pin.

Please connect N.C. pin (11, 14 pin) to GND in order to improve Off Isolation. 2.

μPD5205G has large chip size. Therefore we recommend hot plate belt conveyer type reflow soldering for mounting. 3. Wave soldering or infrared rays type reflow soldering methods are not recommendable because of their hard heat shock.


MEASUREMENT CIRCUIT

HOVE

.

the set of the state

Fig. 1 Switching Time of Multiplexer



Double-pole 4 position mode Single-pole 8 position mode +15 V +2.4 V +2.4 V +15 V Ŧ Ŷ Ŷ 0 8/4 8/4 S₀ -0 ± 10 V -O ± 10 V ΕN so ΕN --<u>o</u>-RS RŞ 0 C S1~S6 OTHERS ੀ <u>čs</u> ĈŜ 0 -0 ± 10 V S7 -0 ± 10 V Sз \sim Ao AO 0 0 Aı Da -O. SWITCH A1 \mathbf{o} A2 Db Da WR WR A2 <u>}</u> ₹ 50 Ω GND] 35 pF LOGIC INPUT 1 M 35 pF ₹50 Ω þ P \odot δ T GNDO Ŷ –15 V –15 V

Fig. 2 Brake Before Make Interval






Fig. 3 Turn ON/OFF Time of EN


NP2Cratato March


 $\langle \rangle$

LOGIC INPUT t_r < 20 ns tf < 20 ns



















.







TIMMING CHART

Fig. 8 Data Settling/Hold Time





Fig. 9 Reset Pulse Width



ł

1013 818 24015

FUNCTION

PIN	SYMBOL	FUNCTION
1	Ao	SW Control Input
2	A ₁	SW Control Input
3	A ₂	SW Control Input
4	<u>cs</u>	Chip Select. Active Low.
5	V-	Negative supply Voltage (-15 V)
6	V _{ref}	Input threshold Level Control
7	S ₀	SW Input/Output
8	S ₁	SW Input/Output
9	S ₂	SW Input/Output
10	S3	SW Input/Output
11	N. C.	Non Connection (connect to GND)
12	Da	SW Input
13	. Db	SW Input
14	N. C.	Non Connection (connect to GND)
15	\$7	SW Input/Output
16	S ₆	SW Input/Output
17	S ₅	SW Input/Output
18	S4	SW Input/Output
19	V+	Positive Supply Voltage (+15 V)
20	GND	GND (0 V)
21	8/4	Mode Control ("H": 8channel, "L": 4channel)
22	RS	Reset
23	WR	Write Request. Active Low.
24	EN	Enable

NAME OF BUILDING

ţ

NI CHARTEMATE

TRUTH TABLE

	EN	8/4				A0 L	RS		CI	1 1			CI	n 2	
	EN	0/4	A2	A1	A0		па	0	1	2	3	4	5	6	7
	•	•	•	•	•	5	0				La	itch			•
	•	•	•	•	•	•	1			Lat	ch Cle	ar/SW (DFF		
	0	•	•	•	•	0	0	1			SW	OFF			
	1	0	*	0	0	0	0	ON				ON			
4 Ch	1	0	•	0	1	0	0		ON				ON		
*	1	0	•	1	0	0	0			ON				ON	
-	1	0	*	1	1	0	0				ON				ON
	1	1	0	0	0	0	0	ON							
	1	1	0	0	1	0	0		ON						
8	1	1	0	1	0	0	0			ON					
Ch	1	1	0	1	1	0	0				ON				
1	1	1	1	0	0	0	0					ON			
	1	1	1	0	1	0	0						ON		
	1	1	1	1	0	0	0							ON	
	1	1	1	1	1	0	0								ON

Papis

9

* Don't Care

1




After reset, all switches remain off until chip select signal becomes active.


1:10:52:05

NEEC MARTIN STATES

TYPICAL CHARACTERISTICS ($T_a = 25$ °C)



RDS(ON)-VANALOG



;

 $\langle \gamma \rangle$

AC CHARACTERISTICS




Photo. 1 Switching Time of Multiplexer ($V_{ANALOG} = \pm 10 V$)

Photo. 2 Brake Before Make Interval (VANALOG = 5 V)




Photo. 3 Switch ON/OFF Time of EN $\{V_{ANALOG} = -5 V\}$





Photo. 4 Switch OFF Time of RS ($V_{ANALOG} = 5 V$)




:

Photo. 5 Charge Injection

STEC monormer

ł




PDEROIS


S. D. C. Manual and Start

APPLICATION CIRCUIT

(1) Double-pole 4position mode




(2) Single-pole 8position mode



(3) Multi Connection


KI A Sansan manage


TA




1=101521015, ...

24PIN PLASTIC SHRINK DIP (300 mil)







\$24C-70-3008


NOTES


- Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
A	23.12 MAX.	0.911 MAX.
В	1.78 MAX.	0.070 MAX.
с	1.778 (T.P.)	0.070 (T.P.)
D	0.50 ±0.10	0.020 - 8.005
F	0.85 MIN.	0.033 MIN.
G	3.2 ^{±0.3}	0.126 ^{±0.012}
н	0.51 MIN.	0.020 MIN.
1	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
к	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
м	0.25-8:35	0.010-0.003
N	0.17	0.007

24PIN PLASTIC SOP (300 mil)

NE SCHAMMERINA







P24GM-50-300B

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	15.54 MAX.	0.612 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	0.40 - 0.05	0.016-0.003
E	0.1 ^{±0.1}	0.004 ^{±0.004}
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
н	7.7 ^{±0.3}	0.303 ±0.012
ł	5.6	0.220
J	1.1	0.043
к	0.20 - 0.19	0.008-0.004
L	0.6 ^{±0.2}	0.024 + 8:88
М	0.12	0.005

M: D. 52 (045

CELESCO DE LA CALENCIA DE

1

. .

.

ł

IC-2186 February 1988P Printed in Japan