

4-BIT SINGLE CHIP MICROCOMPUTER

DESCRIPTION The μ PD554 is the standard μ COM-45 4-bit single chip microcomputer, with high voltage outputs that can be pulled to $-35V$ for direct interfacing to vacuum fluorescent displays. The μ PD554 is manufactured with a standard PMOS process, allowing use of a single $-10V$ power supply. The μ PD554 provides all of the hardware features of the μ COM-45 family, and executes all 58 instructions of the μ COM-45 instruction set.

PIN CONFIGURATION				PIN NAMES	
CL ₁	1	28	CL ₀	PA ₀ -PA ₃	Input Port A
PC ₀	2	27	V _{GG}	PC ₀ -PC ₃	Input/Output Port C
PC ₁	3	26	RESET	PD ₀ -PD ₃	Input/Output Port D
PC ₂	4	25	INT	PE ₀ -PE ₃	Output Port E
PC ₃	5	24	PA ₃	PF ₀ -PF ₃	Output Port F
PD ₀	6	23	PA ₂	PG ₀	Output Port G
PD ₁	7	μPD 554	PA ₁	INT	Interrupt Input
PD ₂	8		PA ₀	CL ₀ -CL ₁	External Clock Signals
PD ₃	9		PG ₀	RESET	Reset
PE ₀	10		PF ₃	V _{GG}	Power Supply Negative
PE ₁	11		PF ₂	V _{SS}	Power Supply Positive
PE ₂	12		PF ₁	TEST	Factory Test Pin (Connect to V _{SS})
PE ₃	13		PF ₀		
V _{SS}	14		TEST		

6

ABSOLUTE MAXIMUM RATINGS*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T₀ = 25°C

μ PD554

$T_a = -10^\circ C$ to $+70^\circ C$; $V_{GG} = -10V \pm 10\%$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Voltage High	V_{IH}	0		-2.0	V	Ports A, C, D, INT, RESET
Input Voltage Low	V_{IL1}	-4.3		V_{GG}	V	Ports A, INT, RESET
	V_{IL2}	-4.3		-35	V	Ports C, D
Clock Voltage High	$V_{\phi H}$	0		-0.6	V	CL_0 Input, External Clock
Clock Voltage Low	$V_{\phi L}$	-6.0		V_{GG}	V	CL_0 Input, External Clock
Input Leakage Current High	I_{LH}			+10	μA	Ports A, C, D, INT, RESET $V_I = -1V$
Input Leakage Current Low	I_{L1L}			-10	μA	Ports A, C, D, INT, RESET $V_I = -11V$
	I_{L2L}			-30	μA	Ports C, D, $V_I = -35V$
Clock Input Leakage Current High	$I_{L\phi H}$			+200	μA	CL_0 Input, $V_{\phi H} = 0V$
Clock Input Leakage Current Low	$I_{L\phi L}$			-200	μA	CL_0 Input, $V_{\phi L} = -11V$
Output Voltage High	V_{OH1}			-1.0	V	Ports C, D, $I_{OH} = -2 mA$
	V_{OH2}			-2.5	V	Ports E, F, G, $I_{OH} = -10 mA$
Output Leakage Current Low	I_{OL1}			-10	μA	Ports C through G, $V_O = -11V$
	I_{OL2}			-30	μA	Ports C through G, $V_O = -35V$
Supply Current	I_{GG}		-20	-40	mA	

DC CHARACTERISTICS

$T_a = 25^\circ C$


PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C_I			15	pF	$f = 1 MHz$
Output Capacitance	C_O			15	pF	
Input/Output Capacitance	C_I			15	pF	

CAPACITANCE

$T_a = -10^\circ C$ to $+70^\circ C$; $V_{GG} = -10V \pm 10\%$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t_r, t_f	0		0.3	μs	External Clock
Clock Pulse Width High	$t_{\phi W_H}$	0.5		5.6	μs	
Clock Pulse Width Low	$t_{\phi W_L}$	0.5		5.6	μs	

AC CHARACTERISTICS



CLOCK WAVEFORM