


EVACHIP-43

DESCRIPTION The μPD556 is an evaluation chip for the μCOM-43/44/45 single chip microcomputers. Designed to be used for both hardware and software debugging, the EVACHIP-43 is functionally equivalent to the μCOM-43, except that it does not contain on-chip ROM. Instead, it is able to address external memory. In addition, in order to facilitate debugging, the μPD556 is capable of displaying the contents of the internal accumulator and data pointer and of being single stepped.

When the μPD556 is being used to evaluate μCOM-44/45 designs, the external memory capacity should be restricted to that of the respective on-chip ROM and the instructions should be restricted to the 58 comprising the μCOM-44/45 instruction set.


- FEATURES**
- 4-bit Parallel Processor
 - Full 80 Instruction Set of μCOM-43
 - 10 μs Instruction Cycle
 - Capable of addressing 2K x 8-bits of external program memory
 - Single step capability
 - Full Functionality of μCOM-43
 - Single supply: -10V PMOS Technology
 - Available in a 64-pin Ceramic Quad-in-Line Package

PIN CONFIGURATION



PIN NAMES

PF ₀	PF ₃	Output Port F
PG ₀	PG ₃	Output Port G
PH ₀	PH ₃	Output Port H
PI ₀	PI ₂	Output Port I
PA ₀	PA ₃	Input Port A
PB ₀	PB ₃	Input Port B
PC ₀	PC ₃	Input/Output Port C
INT		Interrupt Input
RES		Reset
PD ₀	PD ₃	Input/Output Port D
PE ₀	PE ₃	Output Port E
BREAK		Hold Input
STEP		Single Step Input
ACC/PC		Display ACC/PC Input
P ₀	P ₁₀	PC Output
I ₀	I ₇	Instruction Input
CL ₀	CL ₁	External Clock Source
TEST		Tied to V _{SS} (GND)



Operating Temperature -10°C to +70°C
 Storage Temperature -40°C to +125°C
 Supply Voltage V_{GG} -15 to +0.3 Volts
 All Input Voltages -15 to +0.3 Volts
 All Output Voltages -15 to +0.3 Volts
 Output Current -4 mA ①

ABSOLUTE MAXIMUM RATINGS*

Note: ① All output pins.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

T_a = 25°C

CAPACITANCE

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C _I			15	pf	f = 1 MHz
Output Capacitance	C _O			15	pf	
Input/Output Capacitance	C _{IO}			15	pf	

DC CHARACTERISTICS ①

T_a = -10 to +70°C; V_{GG} = -10V ± 10%

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input High Voltage	V _{IH}	0		-2.0	V	Port A to D, I ₇ to I ₀ , BREAK, STEP, INT, RES, and ACC/PC
Input Low Voltage	V _{IL}	-4.3		V _{GG}	V	Port A to D, I ₇ to I ₀ , BREAK, STEP, INT, RES, and ACC/PC
Clock High Voltage	V _{OH}	0		-0.8	V	CL ₀ Input
Clock Low Voltage	V _{OL}	-6.0		V _{GG}	V	CL ₀ Input
Input Leakage Current High	I _L I _H			+10	μA	Port A and B, I ₇ to I ₀ INT, RES, BREAK, STEP
				+30	μA	ACC/PC, V _I = -1V Port C and D, V _I = -1V
Input Leakage Current Low	I _L I _L			-10	μA	Port A and B, I ₇ to I ₀ INT, RES, BREAK, STEP
				-30	μA	ACC/PC, V _I = -11V Port C and D, V _I = -11V
Clock Input Leakage High	I _{LOH}			+200	μA	CL ₀ Input, V _{OH} = 0V
Clock Input Leakage Low	I _{LOL}			-200	μA	CL ₀ Input, V _{OL} = -11V
Output High Voltage	V _{OH1}			-1.0	V	Port C to I, P ₁₀ to P ₀ I _{OH} = -1.0 mA
	V _{OH2}			-2.3	V	Port C to I, P ₁₀ to P ₀ I _{OH} = -3.3 mA
Output Leakage Current Low	I _{LOL}			-30	μA	Port C to I, P ₁₀ to P ₀ V _O = -11V
Supply Current	I _{GG}		-30	-50	mA	


Note: ① Relative to V_{SS} = 0V

AC CHARACTERISTICS

T_a = -10°C to +70°C; V_{GG} = -10V ± 10%



PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Frequency	f	150		440	KHz	
Clock Rise and Fall Times	t _r , t _f	0		0.3	μs	
Clock Pulse Width High	t _{φWH}	0.5		5.6	μs	
Clock Pulse Width Low	t _{φWL}	0.5		5.6	μs	
Input Setup Time	t _{IS}			5	μs	
Input Hold Time	t _{IH}	0			μs	
BREAK to STEP Interval	t _{BS}	80			tcy	
STEP to RUN Interval	t _{SB}	80			tcy	
STEP Pulse Width	t _{WS}	12			tcy	
BREAK to ACC/PC Interval	t _{BA}	80			tcy	
ACC/PC Pulse Width	t _{WA}	12			tcy	
STEP to ACC/PC Interval	t _{SA1}	80			tcy	
PC to STEP Overlap	t _{SA2}			2	tcy	
PC to RUN Interval	t _{AB}	0			μs	
ACC/PC → P ₁₀ -P ₀ Delay	t _{DAP1}			6	tcy	
	t _{DAP2}			6	tcy	

CLOCK WAVEFORM




μPD556

TIMING WAVEFORM



PACKAGE OUTLINE
μPD556B



(CERAMIC)

ITEM	MILLIMETERS	INCHES
A	41.5	1.634 MAX
B	1.05	0.042
C	2.54	0.1
D	0.5 ± 0.1	0.2 ± 0.004
E	39.4	1.55
F	1.27	0.05
G	5.4 MIN	0.21 MIN
I	2.35 MAX	0.13 MAX
J	24.13	0.95
K	19.05	0.75
L	15.9	0.626
M	0.25 ± 0.05	0.01 ± 0.002