1024 × 4 BIT STATIC CMOS RAM

DESCRIPTION

The μ PD444/6514 is a high-speed, low power silicon gate CMOS 4096-bit static RAM organized 1024 words by 4 bits. It uses DC stable (static) circuitry throughout and therefore requires no clock or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

 $\overline{\text{CS}}$ controls the power down feature. In less than a cycle time after $\overline{\text{CS}}$ goes high — deselecting the $\mu\text{PD444}/6514$ — the part automatically reduces its power requirements and remains in this low power standby mode as long as $\overline{\text{CS}}$ is high. There is no minimum $\overline{\text{CS}}$ high time for device operation, although it will determine the length of time in the power down mode. When $\overline{\text{CS}}$ goes low, selecting the $\mu\text{PD444}/6514$, the $\mu\text{PD444}/6514$ automatically powers up.

The μ PD444/6514 is placed in an 18-pin plastic package for the highest possible density. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The μ PD444/6514 is pin-compatible with the μ PD2114L NMOS Static RAM.

Data retention is guaranteed to 2 volts on all parts. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

FEATURES

- Low Power Standby 5 μW Typ.
- Low Power Operation
- Data Retention 2.0V Min.
- · Capability of Battery Backup Operation
- Fast Access Time 200-450 ns
- Identical Cycle and Access Times
- Single +5V Supply
- No Clock or Timing Strobe Required
- Completely Static Memory
- · Automatic Power-Down
- Directly TTL compatible: All Inputs and Outputs
- Common Data Input and Output using Three-State Outputs
- Replacement for μPD2114L and Equivalent Devices
- Available in a Standard 18-Pin Plastic Package


PIN CONFIGURATION

PIN NAMES

Address Inputs
Write Enable
Chip Select
Data Input/Output
Power (+5V)
Ground


3


μPD444/6514




- Notes: 1) WE is high for Read Cycles.
 - 2 Device is continuously selected, $\overline{CS} = V_{1L}$
 - 3 Address valid prior to or coincident with CS transition low.
 - 4 If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition, the output buffers remain in a high impedance state.
 - (5) WE must be high during all address transitions.
 - (6) twp is measured from the latter of CS or WE going low to the earlier of CS or WE going high.

LOW VCC DATA RETENTION







PACKAGE OUTLINE μ PD444/6514C

Plastic-

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX.
8	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.05
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0,18 MAX.
J	5.1 MAX.	0.2 MAX.
К	7.62	0.3
L	6.7	0.26
м	0.25	0.01

444/6514DSREV1-12-80-CAT

AC CHARACTERISTICS

Ta = -40 C to +85 C; VCC = +5V + 10% unless otherwise noted.

					LIM	ITS								
		444/6	514-3 444/65		5514-2	444/6	444/6514-1		6514					
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS			
			RE	AD C	YCLE									
Read Cycle	[†] RC	200		250		300		450		ns	Input Puise Levels:			
Address Access Time	^t AA		200		250		300		450	ns	+0.8 to +2.4 Volts			
Chip Select Access Time ①	[†] ACS1		200		250		300		450	ns	Input Rise and Fall Times: 10 ns Input and Output Timin			
Chip Select Access Time ②	¹ACS2		250		300		350		500	ns				
Output Hold from Address Change	tон	50		50		50		50		ns	Levels: 1,5 Volt			
Chip Selection to Output in Low Z	tLZ	20		20		20		20		ns	Output Load: 1 TTL			
Chip Deselection to Output in High Z	^t HZ		60		70		80		100	ns	Gate and C _L = 100 pF			
			w	RITE	CYCLE	************								
Write Cycle Time	twc	200		250		300		450		ns	Input Pulse Levels:			
Chip Selection to End of Write	tCM.	180		230		250		350		ns	+0.8 to +2.4 Volts			
Address Valid to End of Write	^t AW	180		230		250		350		ns	Input Rise and Fall Times: 10 ns			
Address Setup Time	†AS	0		0		0		0		ns	Input and Output Timin			
Write Pulse Width	tWP	180		210		230		300			Levels: 1.5 Volt			
Write Recovery Time	twn	0		0		0		0		ns	Output Load: 1 TTL			
Data Valid to End of Write	†DW	120		140		150		200		ns	Gate and CL = 100 pF			
Data Hold Time	†DH	0		0		0		0		ns				
Write Enabled to Output in High Z	twz		60		70		80		100	ns				
Output Active from End of Write	tow	0		0		0		0		ns				

Notes. ① Chip deselected for greater than 100 ns prior to selection.


LOW VCC DATA RETENTION CHARACTERISTICS

 $r = -40^{\circ} \text{C to } +85^{\circ} \text{C}$

			LIMITS			
PAR>M ETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Data Retail on Supply Voltage	VCCDR	2.0			٧	CS = V _{CC} , V _{IN} = V _{CC} to GND
Data Retention Supply Current	ICCDR		0.01	10	μА	V _{CC} = 3V, CS = V _{CC} V _{IN} = V _{CC} to GND
Chip Deselect to Data Retention Time	tCDR	0			ns	
Operation Recovery Time	tR	tRC(1)			ns	


Note: (1) tRC = Read Cycle Time

TIMING WAVEFORMS



② Chip deselected for a finite time that is less than 100 ns prior to selection. (If the deselect time is 0 ns, the chip is by definition selected and access occurs according to Read Cycle No. 1.)

μPD444/6514



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

Note: 1 With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*Ta = 25°C

 $T_a = -40^{\circ} \text{C}$ to $+85^{\circ} \text{C}$; $V_{CC} = +5 \text{V} \pm 10\%$ unless otherwise noted.

DC CHARACTERISTICS

		LIMITS										- 1			
			444/6	514-3		444/6	514-2		444/6	514-1	444/6514		6514		
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Leakage Current	1 _{L1}	-1.0		1.0	-1.0		1 0	-1.0		1.0	-1.0		1.0	μА	VIN = GND to VCC
I/O Leakage Current	lo	-1.0		1.0	-1.0		1.0	-1.0		1.0	-1.0		1.0	μА	CS = V _{IH} , V _{I/O} = GND to V _{CC}
Operating Supply Current	ICCA1		19	35		15	35		12	35		9	35	mA	CS = V _{IL} , V _{IN} = V _{CC} , Outputs Open
Operating Supply Current	ICCA2		23	٥٠.		19	40		15	40		12	40	mA	CS = V _{IL} , V _{IN} = 2.4V, Outputs Open
Average Operating Supply Current	ICCA3		10	20		9	20		8	20		7	20	mA	VIN = GND or VCC, Outputs Open f = 1 MHz, Duty 50%
Standby Supply Current	lccs			50			50			50			50	μА	CS = V _{CC} , V _{IN} = GND to V _{CC}
Input Low Voltage	VIL	-0.3		0.8	-0.3		0.8	-0.3		0.8	-0.3		8.0	V	
Input High Voltage	VIH	2.4		V _{CC} + 0.3	2.4		V _{CC} + 0.3	2.4		V _{CC} + 0.3	2.4		V _{CC} + 0.3	٧	
Output Low Voltage	VOL			0.4			0.4			0.4			0.4	٧	I _{OL} = 2.0 mA
Output High Voltage	∨он	2.4			2.4			2.4			2.4			V	I _{OH} ≈ -1.0 mA

Ta = 25°C, f = 1 MHz

			LIMIT	s		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input/Output Capacitance	C _{I/O}			10	pF	V _{1/O} = 0V
Input Capacitance	CIN			5	ρF	V _{IN} = 0V

Note: This parameter is periodically sampled and not 100% tested.

CAPACITANCE