

MULTI-PROTOCOL SERIAL CONTROLLER

DESCRIPTION

The μPD7201 is a dual-channel multi-function peripheral controller designed to satisfy a wide variety of serial data communication requirements in microcomputer systems. Its basic function is a serial-to-parallel, parallel-to-serial converter/controller and within that role it is configurable by systems software so its "personality" can be optimized for a given serial data communications application.


The μPD7201 is capable of handling asynchronous and synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device can also be used to support virtually any other serial protocol for applications other than data communications.

The μPD7201 can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The device also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

FEATURES

- Two Fully Independent Duplex Serial Channels
- Four Independent DMA Channels for Send/Received Data for Both Serial Inputs/Outputs
- Programmable Interrupt Vectors and Interrupt Priorities
- Modem Controls Signals
- Variable, Software Programmable Data Rate, Up to 880K Baud at 3 MHz Clock
- Double Buffered Transmitter Data and Quadruply Buffered Received Data
- Programmable CRC Algorithm
- Selection of Interrupt, DMA or Polling Mode of Operation
- Asynchronous Operation:
 - Character Length: 5, 6, 7 or 8 Bits
 - Stop Bits: 1, 1-1/2, 2
 - Transmission Speed: x1, x16, x32 or x64 Clock Frequency
 - Parity: Odd, Even, or Disable
 - Break Generation and Detection
 - Interrupt on Parity, Overrun, or Framing Errors
- Monosync, Bisync, and External Sync Operations:
 - Software Selectable Sync Characters
 - Automatic Sync Insertion
 - CRC Generation and Checking
- HDLC and SDLC Operations:
 - Abort Sequence Generation and Detection
 - Automatic Zero Insertion and Detection
 - Address Field Recognition
 - CRC Generation and Checking
 - I-Field Residue Handling
- N-Channel MOS Technology
- Single +5V Power Supply; Interface to Most Microprocessors Including 8080, 8085, 8086 and Others.
- Single Phase TTL Clock
- Available in Plastic and Ceramic Dual-in-Line Packages

PIN CONFIGURATION




NO.	PIN		DESCRIPTION
	SYMBOL	NAME	
12-19	D ₀ -D ₇	System Data Bus (bidirectional, 3-state)	The system data bus transfers data and commands between the processor and the μPD7201. D ₀ is the least significant bit.
25	B/ \bar{A}	Channel A or B Select (input, High selects Channel B)	This input defines which channel is accessed during a data transfer between the processor and the μPD7201.
24	C/ \bar{D}	Control or Data Select (input, High selects Control)	This input defines the type of information transfer performed between the processor and the μPD7201. A High at this input during a processor write to or read from the μPD7201 causes the information on the data bus to be interpreted as a command for the channel selected by B/ \bar{A} . A low at C/ \bar{D} means that the information on the data bus is data.
23	\bar{CS}	Chip Select (input, active Low)	A low level at this input enables the μPD7201 to accept command or data inputs from the processor during a write cycle, or to transmit data to the processor during a read cycle.
1	CLK	System Clock (input)	The μPD7201 uses standard TTL clock.
22	\bar{RD}	Read (input active Low)	If \bar{RD} is active, a memory or I/O read operation is in progress. \bar{RD} is used with C/ \bar{D} , B/ \bar{A} and \bar{CS} to transfer data from the μPD7201 to the processor or the memory.
21	\bar{WR}	Write (input, active Low)	The \bar{WR} signal is used to control the transfer of either command or data from the processor or the memory to the μPD7201.
2	\bar{RESET}	Reset (input, active Low)	A low \bar{RESET} disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls high and disables all interrupts. The control registers must be rewritten after the μPD7201 is reset and before data is transmitted or received. \bar{RESET} must be active for a minimum of one complete CLK cycle.
10,38	\bar{RTSA} , \bar{RTSB}	Request to Send (outputs, active Low)	When the \bar{RTS} bit is set, the \bar{RTS} output goes Low. When the \bar{RTS} bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the \bar{RTS} pin strictly follows the state of the \bar{RTS} bit. Both pins can be used as general-purpose outputs.
10,33	\bar{SYNCA} , \bar{SYNCB}	Synchronization (inputs/outputs, active Low)	<p>These pins can act either as inputs or outputs. In the Asynchronous Receive mode, they are inputs similar to \bar{CTS} and \bar{DCD}. In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, \bar{SYNC} must be driven Low on the second rising edge of \bar{RxC} after that rising edge of \bar{RxC} on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the \bar{SYNC} input. Once \bar{SYNC} is forced Low, it is wise to keep it Low until the processor informs the external sync logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of \bar{RxC} that immediately precedes the falling edge of \bar{SYNC} in the External Sync mode.</p> <p>In the Internal Synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock (\bar{RxC}) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.</p>
26,31	\bar{DTRA} , \bar{DTRB}	Data Terminal Ready (outputs, active Low)	These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.

PIN DESCRIPTION
(CONT.)

NO.	PIN		DESCRIPTION
	SYMBOL	NAME	
27	$\overline{\text{INTA}}$	Interrupt Acknowledge (input, active Low)	This signal is generated by the processor and is sent to all peripheral devices. It serves to acknowledge the interrupt and to allow the highest priority interrupting device to put an 8-bit vector on the bus. $\overline{\text{INT}}$ and $\overline{\text{INTA}}$ are compatible with the fully nested option of the μPD8259A-5.
29	$\overline{\text{PRI}}$	Priority In (input, active Low)	These signals are daisy chained through the peripheral device controllers. The signal on these lines is intact until a device with a pending interrupt request is found on the chain. After that device, this signal holds off lower priority device interrupts. A higher priority device can interrupt the processing of an interrupt from a lower priority device, provided the processor has interrupts enabled. $\overline{\text{PRI}}$ is used with $\overline{\text{PRO}}$ to form a priority daisy chain when there is more than one interrupt-driven device. A Low on this line indicates that no other device of higher priority is being serviced by a processor interrupt service routine. $\overline{\text{PRO}}$ is Low only if $\overline{\text{PRI}}$ is Low and the processor is not servicing an interrupt from the μPD7201. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its processor interrupt service routine.
30	$\overline{\text{PRO}}$	Priority Out (output, active Low)	
11,29,30,32	DRQTxA, DRQTxB DRQRxA, DRQRxB	DMA Request (outputs, active High)	These signals are generated by the receiver or transmitter of Channel A and Channel B. These signals can be connected to an 8257 DMA Controller and are used for handshaking during DMA transfer.
26	$\overline{\text{HAT}}$	DMA Acknowledge (input, active Low)	Typically, the HLDA signal driven from the processor is input to the $\overline{\text{HAT}}$ terminal of the highest priority μPD7201, and the $\overline{\text{HAO}}$ output of that μPD7201 is daisy chained to the $\overline{\text{HAT}}$ input of the lower priority μPD7201 and propagated downstream. $\overline{\text{HAT}}$ and $\overline{\text{HAO}}$ signals provide acknowledgement for the highest priority outstanding DMA request.
31	$\overline{\text{HAO}}$	DMA Acknowledge (output, active Low)	
28	$\overline{\text{INT}}$	Interrupt Request (output, open collector, active Low)	When the μPD7201 is requesting an interrupt, it pulls $\overline{\text{INT}}$ low.
11,32	$\overline{\text{WAITA}}$, $\overline{\text{WAITB}}$	(Outputs, open drain)	Wait lines for both channels that synchronize the processor to the μPD7201 data rate. The reset state is open drain.
6,39	$\overline{\text{CTSA}}$, $\overline{\text{CTSB}}$	Clear to Send (inputs, active Low)	When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime inputs. The μPD7201 detects pulses on these inputs and interrupts the processor on both logic level transitions. The Schmitt-trigger inputs do not guarantee a specified noise-level margin.
3,5	$\overline{\text{DCDA}}$, $\overline{\text{DCDB}}$	Data Carrier Detect (inputs, active Low)	These signals are similar to the $\overline{\text{CTS}}$ inputs, except they can be used as receiver enables.
9,34	RxDA, RxDB	Receive Data (inputs, active High)	
8,37	TxDA, TxDB	Transmit Data (outputs, active High)	
4,35	$\overline{\text{RxCA}}$, $\overline{\text{RxCB}}$	Receiver Clocks (inputs)	The Receiver Clocks may be 1, 16, 32, or 64 times the data rate in asynchronous modes. Receive data is sampled on the rising edge of $\overline{\text{RxC}}$.
7,36	$\overline{\text{TxCA}}$, $\overline{\text{TxCB}}$	Transmitter Clocks (inputs)	In asynchronous modes, the Transmitter Clocks may be 1, 16, 32, or 64 times the data rate. The multiplier for the transmitter and the receiver must be the same. Both $\overline{\text{TxC}}$ and $\overline{\text{RxC}}$ inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise margin is specified). TxD changes on the falling edge of $\overline{\text{TxC}}$. Note that $\overline{\text{TxC}}$ and $\overline{\text{RxC}}$ in Channel B are on a common pin, $\overline{\text{RxCB}}/\overline{\text{TxCB}}$.

μ PD7201

BLOCK DIAGRAM



Operating Temperature 0° to +70°C
 Storage Temperature -65° to +125°C
 Voltage on Any Pin -0.5 to +7 Volts ①

ABSOLUTE MAXIMUM RATINGS

Note: ① With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

T_a = 0°C to +70°C; V_{CC} = +5V ±10%

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS		UNIT	TEST CONDITIONS
		MIN	MAX		
Input Low Voltage	V _{IL}	-0.5	+0.8	V	
Input High Voltage	V _{IH}	+2.0	V _{CC} +0.5	V	
Output Low Voltage	V _{OL}		+0.45	V	I _{OL} = +2.0 mA
Output High Voltage	V _{OH}	+2.4		V	I _{OH} = -200 μA
Input Leakage Current	I _{IL}		±10	μA	V _{IN} = V _{CC} to 0V
Output Leakage Current	I _{OL}		±10	μA	V _{OUT} = V _{CC} to 0V
V _{CC} Supply Current	I _{CC}		180	mA	

T_a = 25°C; V_{CC} = GND = 0V


CAPACITANCE

PARAMETER	SYMBOL	LIMITS		UNIT	TEST CONDITIONS
		MIN	MAX		
Input Capacitance	C _{IN}		10	pF	f _c = 1 MHz Unmeasured pins Returned to GND
Output Capacitance	C _{OUT}		15	pF	
Input/Output Capacitance	C _{I/O}		20	pF	


AC CHARACTERISTICS $T_a = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%$

PARAMETER	SYMBOL	LIMITS		UNIT
		MIN	MAX	
Clock Cycle	t _{CY}	250	4000	ns
Clock High Width	t _{CH}	105	2000	ns
Clock Low Width	t _{CL}	105	2000	ns
Clock Rise and Fall Time	t _r , t _f	0	30	ns
Address Setup to $\overline{\text{RD}}$	t _{AR}	0		ns
Address Hold from $\overline{\text{RD}}$	t _{RA}	0		ns
$\overline{\text{RD}}$ Pulse Width	t _{RR}	250		ns
Data Delay from Address	t _{AD}		200	ns
Data Delay from $\overline{\text{RD}}$	t _{RD}		200	ns
Output Float Delay	t _{DF}	10	100	ns
Address Setup to $\overline{\text{WR}}$	t _{AW}	0		ns
Address Hold from $\overline{\text{WR}}$	t _{WA}	0		ns
$\overline{\text{WR}}$ Pulse Width	t _{WW}	250		ns
Data Setup to $\overline{\text{WR}}$	t _{DW}		150	ns
Data Hold from $\overline{\text{WR}}$	t _{WD}	0		ns
$\overline{\text{PRO}}$ Delay from $\overline{\text{INTA}}$	t _{IAPO}		200	ns
$\overline{\text{PRI}}$ Setup to $\overline{\text{INTA}}$	t _{PIN}	0		ns
$\overline{\text{PRI}}$ Hold from $\overline{\text{INTA}}$	t _{IP}	0		ns
$\overline{\text{INTA}}$ Pulse Width	t _{II}	250		ns
$\overline{\text{PRO}}$ Delay from $\overline{\text{PRI}}$	t _{PIPO}		100	ns
Data Delay from $\overline{\text{INTA}}$	t _{ID}		200	ns
Request Hold from $\overline{\text{RD}}/\overline{\text{WR}}$	t _{CO}		150	ns
$\overline{\text{HAI}}$ Setup to $\overline{\text{RD}}/\overline{\text{WR}}$	t _{LR}	300		ns
$\overline{\text{HAI}}$ Hold from $\overline{\text{RD}}/\overline{\text{WR}}$	t _{RL}	0		ns
$\overline{\text{HAO}}$ Delay from $\overline{\text{HAI}}$	t _{HIHO}		100	ns
Recovery Time Between Controls	t _{RV}	300		ns
$\overline{\text{WAIT}}$ Delay from Address	t _{CW}		120	ns
Data Clock Cycle	t _{DCY}	400		ns
Data Clock Low Width	t _{DCL}	180		ns
Data Clock High Width	t _{DCH}	180		ns
Tx Data Delay	t _{TD}		300	ns
Data Set up to $\overline{\text{RxC}}$	t _{DS}	0		ns
Data Hold from $\overline{\text{RxC}}$	t _{DH}	140		ns
$\overline{\text{INT}}$ Delay Time from $\overline{\text{TxC}}$	t _{ITD}		4 ~ 6	t _{CY}
$\overline{\text{INT}}$ Delay Time from $\overline{\text{RxC}}$	t _{IRD}		7 ~ 11	t _{CY}
Low Pulse Width	t _{PL}	200		ns
High Pulse Width	t _{PH}	200		ns
External $\overline{\text{INT}}$ from $\overline{\text{CST}}, \overline{\text{DCD}}, \overline{\text{SYNC}}$	t _{IPD}		500	ns
Delay from $\overline{\text{RxC}}$ to $\overline{\text{SYNC}}$	t _{DRxC}		100	ns


READ CYCLE




WRITE CYCLE




INTA CYCLE



DMA CYCLE








TRANSMIT DATA CYCLE




- Notes: ① \overline{INTA} signal acts as \overline{RD} signal.
 ② \overline{PRI} and \overline{HAI} signals act as \overline{CS} signal.

TIMING WAVEFORMS
(CONT.)




READ REGISTER 0


READ REGISTER BIT FUNCTIONS



READ REGISTER 1 ①




READ REGISTER 2




- Notes: ① Used with Special Receive Condition Mode.
 ② Variable if "Status Affects Vector" is programmed.

WRITE REGISTER
BIT FUNCTIONS


WRITE REGISTER 0



WRITE REGISTER 1




WRITE REGISTER 2
(CHANNEL B)




**WRITE REGISTER 2
(CHANNEL A)**


**WRITE REGISTER
BIT FUNCTIONS
(CONT.)**



WRITE REGISTER 3




WRITE REGISTER 4




WRITE REGISTER
BIT FUNCTIONS
(CONT.)


WRITE REGISTER 5



WRITE REGISTER 6




WRITE REGISTER 7



Note: ① For SDLC it must be programmed to "01111110" for flag recognition.

μ PD7201



WR2s BITS IN CH. A	PRIN	MODE	CONTENTS ON DATA BUS DRIVEN BY THE μPD7201 AT EACH INTA SEQUENCE																								
			1st \overline{INTA}								2nd \overline{INTA}								3rd \overline{INTA} (*)								
			D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	
0	x	x	x	Non-vectored																							
1	0	0	0	8085 Master																							
1	0	0	1	8085 Master																							
1	0	1	0	8085 Slave																							
1	0	1	1	8085 Slave																							
1	1	0	0	8086																							
1	1	0	1	8086																							

(*) 3rd \overline{INTA} is 8085 Mode