The instructions for the uPD7502 and uPD7503 are a subset of the uPD7500 SET A instructions.

6.1 Operand Format and Description

Operands are coded in the operand field of an instruction according to the format prescribed. For details of the operand format, refer to the assembler specifications.

addr	11-bit immediate data or label (uPD7502) 12-bit immediate data or label (uPD7503)	
caddr	11-bit immediate data or label	
addr1 addr2 addr3	3, 4, 5, 6, BH, CH, EH, FH immediate data or label 3-bit immediate data or label (uPD7502) 4-bit immediate data or label (uPD7503) 0, 1, 4, 5, 6 immediate data or label	
taddr1 taddr2	OCOH to OCFH immediate data or label ODOH to OFFH immediate data or label	ć
mem	7-bit immediate data or label (uPD7502) 8-bit immediate data or label (uPD7503)	M.Data:
byte n4 n3	8-bit immediate data or label 4-bit immediate data or label 3-bit immediate data or label	n and a second s
bit	2-bit immediate data or label	
pr	DL, DE, HL-, HL+, HL	

6		2	L	e	9	e	n	ď
---	--	---	---	---	---	---	---	---

Α: Accumulator D register D: E register Ε: H register Н: L register L: Register pair (DE) DE: Register pair (DL) DL: Register pair (HL) HL: Register pair (DE, HL-, HL+, HL, DL) pr: SP: Stack pointer Program counter PC: Bit n of the program counter PCn: Carry flag C: PSW: Program status word Shift register \$10: MOD: Modulo register CT: Count register Immediate data for byte n4 or n3 In: Immediate data for addr, caddr, addr2, taddr1, or Pn: taddr2 Immediate data for bit Bn: Immediate data for mem, addrl, addr3, or addr4 Dn: Immediate data for pr Rn: Data addressed by xx (xx): Hexadecimal data xxH:

6.3 Instruction Execution Time

The instructions provided for the uPD7502 and uPD7503 are one or two byte long. One-byte instructions are executed in one machine cycle, and 2-byte instructions are executed in two machine cycles, with some exceptions. One machine cycle is equal to one cycle for system clock é. When the RC oscillation frequency or CL1 input frequency is 200 kHz (when the operating voltage is 5 V), one machine cycle is 10 us.

When the skip condition for an instruction having the skip function is established, a skip takes place during one machine cycle, irrespective of whether the instruction to be skipped is a 1-byte or 2-byte instruction. In this case, the instruction execution time is one machine cycle longer than that required when no skip is performed. 6.4 Explanation of Instructions The instructions are explained in terms of: Instruction code (binary) \bigcirc Byte count 2 (3) Machine cycle count (4) Function Example (5) 6 Note 6.4.1 Load/store instructions LAI n4 (Load A with Immediate) 0 0 0 1 13 2 1 10 Instruction code: \bigcirc Byte count: 1 2 Machine cycle count: 1 3 Function: A ← n4 n4=1₃₋₀:0-FH **(4)** Four-bit immediate data n4 is loaded into the accumulator. The instruction has a string effect. When the same instruction is coded more than once successively, the second and subsequent instructions are processed as NOPs.

(5) Example: Subroutines that add 1, 2, and 3 to the data at address Z in binary notation

```
ZAD1:LAI 1;(1)
ZAD2:LAI 2;(2)
ZAD3:LAI 3;(3)
LHLI Z
ASC
NOP
XAM HL
RT
```

(1) When ZAD1 is called

The value 1 is loaded into the accumulator by LAI 1, and the subsequent instructions (2) and (3) change to NOP, and 1 is added to the data at data memory address Z in binary.

(2) When ZAD2 is called

The value 2 is loaded into the accumulator by LAI 2, and instruction (3) changes to NOP, and 2 is added to the data at data memory address Z in binary.

(3) When ZAD3 is called

The value 3 is loaded into the accumulator by LAI 3, and 3 is added to the data at data memory address Z in binary. LDI n4 (Load D with Immediate)

Instruction code:

	0 0 1 1 1 1 0 0 0 1 0 3 2 1 0					
2	Byte count: 2					
3	Machine cycle count: 2					
4	Function: D <- n4 n4=l ₃₋₀ :0-FH Four-bit immediate data n4 is loaded to the D register.					
LEI	n4 (Load E with Immediate)					
1	Instruction code:					
	0 0 1 1 1 1 0 0 0 0 0 13 12 11 10					
2	Byte count: 2					
3	Machine cycle count: 2					
4	Function: E ← n4 n4=1 ₃₋₀ :0-FH Four-bit immediate data n4 is loaded to the E register.					

C. Mary

LHI n4 (Load H with immediate)

 \bigcirc Instruction code: 0 0 1 1 13 12 11 10 0 0 1 1 1 1 1 0 (2) Byte count: 2 (3) Machine cycle count: 2 ④ Function: H ← n4 n4=1₃₋₀:0-FH Four-bit immediate data n4 is loaded in the H register. LLI n4 (Load L with Immediate) Instruction code: 0 0 1 1 0 0 13 12 11 10 1 1 1 0 0 1 2 Byte count: 2 3 Machine cycle count: 2 4 Function: L 🖛 n4 n4=1₃₋₀:0-FH Four-bit immediate data n4 is loaded to the L register. LAM pr (Load A with Memory) 0 1 0 R₄ 0 0 R₁ R₀ \bigcirc Instruction code: 2 Byte count: 1

3 Machine cycle count: 1 or 2 (when a skip is made)

(4) Function: A ← (pr)

When pr=HL+: skip if L=O When pr=HL-: skip if L=FH


pr	^R 4	R ₁	Ro
DL	0	0	0
DE	0	0	1
HL-	1	0	0
HL+	1	0	1
нι	1	1	0

The contents of the data memory location addressed by a register pair are loaded into the accumulator. If HL+ is specified for pr, the L register is incremented after data loading. If the result is O, the following instruction is skipped. If HL- is specified for pr, the the L register is decremented after data loading. If the result is FH, the following instruction is skipped.

6 Note: LAM HL-, LAM HL+, and LAM HL can be coded as LDS, LIS, and L, respectively (each having no operand).

LADR mem (Load A Direct): uPD7502

(1) Instruction code:



② Byte count: 2

.

(3) Machine cycle count: 2

(

4	Function:	A ← (mem) mem=D ₇₋₀ :00H-7FH
		The contents of the data memory location
		addressed by 7-bit immediate data mem are
		loaded into the accumulator.
5	Example:	The data at memory address 6FH is loaded
		into the accumulator.
		LADR 6FH:A ← (6FH)
LADR	mem (Load /	A Direct): uPD7503
1	Instruction	n code:
	0 0 1	$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$
2	Byte count	: 2
3	Machine cy	cle count: 2
4	Function:	A ← (mem) mem=D ₇₋₀ :00H-DFH
		The contents of the data memory location
		addressed by 8-bit immediate data mem are
		loaded into the accumulator.
LDEI	byte (Load	DE with Immediate)
1	Instructio	n code:
	0 1 0	0 1 1 1 1 1 7 6 5 4 3 2 1 0
•	_	
2	Byte count	: 2
3	Machine cy	cle count: 2
4	Function:	DE - byte byte=1 ₇₋₀ :00H-FFH
		Eight-bit immediate data byte is loaded to
		register pair DE.

LHLI byte (Load HL with Immediate)

1 Instruction code:

Byte count: 2 Machine cycle count: 2 Function: HL ← byte byte=1 ₇₋₀ :00H-FFH Eight-bit immediate data byte is load register pair HL. This instruction h string effect. When more than one LH LHLT instruction is coded successivel the second and subsequent instruction	
Function: HL - byte byte=1 ₇₋₀ :00H-FFH Eight-bit immediate data byte is load register pair HL. This instruction h string effect. When more than one LH LHLT instruction is coded successivel	
Eight-bit immediate data byte is load register pair HL. This instruction h string effect. When more than one LH LHLT instruction is coded successive!	
register pair HL. This instruction h string effect. When more than one LH LHLT instruction is coded successive!	
string effect. When more than one LH LHLT instruction is coded successive!	ed to
LHLT instruction is coded successivel	as a
	ill or
	у,
the second and subsequent institution	
processed as NOP instructions.	
Example:	
LDHLI: LHLI 12H ; *	
LHLI 34H ;SKIP *	
LHLI 56H ;SKIP SKIP * LHLI 78H ;SKIP SKIP SKIP *	
; RESULT HL=12H;34H;56H;76H;5AH	
LHLTB: LHLT TABL1 ; *	
LHLT TABL2 : SKIP *	
LHLT TABL3 ;SKIP SKIP *	
LHLT TABL4 ; SKIP SKIP SKIP *	
LHLI OO ; SKIP SKIP SKIP SKIP	
; RESULT HL=8CH,4BH,2AH,19H	
ORG OCOH	
TABL1: DB 8CH TABL2: DB 4BH	
TABLE: DB CAH	
TABL4: DB 19H	
;	

is sie in mun


Caution: * is an entry address. The value to be loaded in register pair HL varies depending on the entry address.

LHLT taddr1 (Load HL with Table data): uPD7502

1	Instruction code: $1 1 0 0 P_3 P_2 P_1 P_0$
2	Byte count: 1
3	Machine cycle count: 2
4	Function: HL \leftarrow ROM (0001100P ₃ P ₂ P ₁ P ₀) taddr1=0,CH,P ₃₋₀ :0C0H-0CFH

The high-order four bits of the table data (T_{7-0}) in the program memory location addressed by 4-bit immediate data (P_{3-0}) (the value of the high-order four bits of the address is fixed to OCH) are loaded to the H register, and the low-order four bits of the table data are loaded in the L register. This instruction has a string effect. When more than one LHLI or LHLT instruction is coded successively, the second and subsequent instructions are processed as NOP instructions.

The program counter is not affected by the execution of this instruction. An area at addresses OCOH to OCFH is allocated to the table area for the LHLT instruction. Before the LHLT instruction is executed, table data must be programmed with an assembler pseudo instruction in the table area. Only values ranging from OCOH to OCFH can be coded as taddr1.



(5) Example: Subroutines that load table data to register pair HL

TCAL1: TCAL2: TCAL3:	LHLT LHLT LHLT LHLI RT	TABL1 TABL2 TABL3 00	; (1) ; (2) ; (3) ; (4)
	•		
	ORG	осон	
TABL1: TABL2: TABL3:	DB DB DB	8CH 4BH 2AH	:LHLT TABLE AREA

(1) When TCAL1 is called

The H register is loaded with eight, the L register is loaded with CH, and the following instructions (2), (3), and (4) change to NOPs, then TCAL1 returns to the calling program.

(2) When TCAL2 is called

The H register is loaded with four, the L register is loaded with BH, and the following instructions (3) and (4) change to NOPs, then TCAL2 returns to the calling program. (3) When TCAL3 is called

The H register is loaded with two, the L register is loaded with AH, and the following instruction (4) changes to NOP, then TCAL3 returns to the calling program.

LHLT taddr1 (Load HL with Table data): uPD7503


1	Instruction code: 1 1 0 0 P ₃ P ₂ P ₁ P ₀
2	Byte count: 1
3	Machine cycle count: 2
4	Function: HL \leftarrow ROM (00001100P ₃ P ₂ P ₁ P ₀) taddr1=0,CH,P ₃₋₀ :0C0H-0CFH
	The high-order four bits of table data (T _{7-O}) at the program memory location addressed by 4-bit immediate data (P _{3-O}) (the higher bits of the address are fixed to OCH) are loaded to the H register, and the low-order four bits of the table data are loaded to the L register. This
	instruction has a string effect. When ar


processed as NOPs.


n an LHLI or LHLT instruction is coded more than once successively, the second and subsequent LHLI or LHLT instructions are

The program counter is not affected by this instruction. An area at addresses OCOH to OCFH is allocated to the table area for the LHLT instruction. Before an LHLT instruction is executed, table data must be programmed in this area with an assembler pseudo instruction.

Only values ranging from OCOH to OCFH can be coded as taddr1.








3 Machine cycle count: 2

4 Function: A \leftarrow ROM(PC₁₀₋₆,0,C,A)_H (HL) \leftarrow ROM(PC₁₀₋₆,0,C,A)_L The high-order four bits of the table data (T_{7-0}) at a program memory location are loaded to the accumulator, and the low-order four bits of the table data are loaded in the data memory location addressed by register pair HL. The program memory location of the table data is addressed by the high-order five bits (PC_{10-6}) of the program counter, the carry flag (C), and the contents of the accumulator (A) (bit 5 of the ROM address is always O).

Before LAMT is executed, necessary table data must be programmed with an assembler pseudo instruction.

The program counter is not affected by the LAMT instruction.

The table area for this instruction can be placed in any current page (indicated by PC_{10-6} when the LAMP instruction is executed). Note that when the LAMT instruction is used at the last address of a page ($PC_{5-0}=3FH$), the high-order bits (P_{10-6}) of an address for table reference indicates the next page.



LAMTL (Load A and Memory with Table data): uPD7503 only


(1) Instruction code:

	0 0 1 1 1 1 1 1 0 0 1 1 0 1 0 0						
2	Byte count: 2						
3	Machine cycle count: 3						
4	Function: A \leftarrow ROM(PC ₁₁₋₈ , A ₃₋₀ , (HL) ₃₋₀)H (HL) \leftarrow ROM(PC ₁₁₋₈ , A ₃₋₀ , (HL) ₃₋₀)L						
	The high-order four bits of the table						

the high-order four bits of the table data (T_{7-0}) at a program memory location is loaded to the accumulator, and the low-order 4 bits are loaded to a data memory location addressed by register pair HL. The location of the table data is addressed by the contents of the data memory location addressed by the high-order four bits (PC₁₁₋₈) of the program counter, accumulator contents (A_{3-0}) , and register pair HL.

Before the LAMTL instruction is executed, necessary table data must be programmed with an assembler pseudo instruction.

The program counter is not affected by the LAMTL instruction. Note that if the LAMTL instruction is executed with PC_{7-0} = address FFH, the value of PC_{11-8} when the LAMTL instruction is executed plus one is used to address the table area.



TAD (Transfer A to D)

1 Instruction code:

0 0 1 0 1 0 1 0 1 0 0.1 1 1 1 1 2 Byte count: 2 3 Machine cycle count: 2 **(4**) Function: D - A The contents of the accumulator are transferred to the D register.

TAE (Transfer A to E) \bigcirc Instruction code: 1 1 1 0 1 0 0 0 1 0 1 0 1 0 0 1 (2) Byte count: 2 3 Machine cycle count: 2 Function: E 🖛 A 4 The contents of the accumulator are transferred to the E register. TAH (Transfer A to H) (1)Instruction code: 1 0 1 0 1 1 1 0 0 0 1 1 0 1 1 1 2 Byte count: 2 Machine cycle count: 2 3 Function: H 🖛 A 4 The contents of the accumulator are transferred to the H register. TAL (Transfer A to L) \bigcirc Instruction code: 0 1 1 1 1 0 1 0 0 1 1 0 1 0 0 1

② Byte count: 2

 ③ Machine cycle count: 2
 ④ Function: L ← A The contents of the accumulator are transferred to the L register.

TDA (Transfer D to A)

(1) Instruction code:

0 1 1 -1 0 1 0 1 1 1 1 0 0 1 1 0 2 Byte count: 2 3 Machine cycle count: 2 Function: A 🔶 D **(4)** The contents of the D register are transferred to the accumulator. TEA (Transfer E to A) \bigcirc Instruction code: 1 0 0 0 1 0 1 1 0 1 1 1 С 0 1 1 2 Byte count: 2 Machine cycle count: 2 3 Function: A 🖛 E 4 The contents of the E register are transferred to the accumulator.

THA (Transfer H to A) \bigcirc Instruction code: 1 0 1 1 0 0 1 1 1 1 1 0 1 0 1 1 2 Byte count: 2 3 Machine cycle count: 2 **(4**) Function: A ← H The contents of the H register are transferred to the accumulator. TLA (Transfer L to A) \bigcirc Instruction code: ٥ 0 0 0 1 1 1 1 1 0 1 1 1 0 1 1 2 Byte count: 2 3 Machine cycle count: 2 **(4)** Function: A 🔶 L The contents of the L register are transferred to the accumulator. XAD (Exchange A with D) 1Instruction code: 0 1 0 0 1 0 1 0 2 Byte count: 1 3 Machine cycle count: 1

(4) Function: $A \leftrightarrow D$ The contents of the accumulator and D register are exchanged. XAE (Exchange A with E) \bigcirc Instruction code: 0 1 0 0 1 0 1 1 (2) Byte count: 1 (3) Machine cycle count: 1 (4) Function: $A \leftrightarrow E$ The contents of the accumulator and E register are exchanged. XAH (Exchange A with H) \bigcirc Instruction code: 0 1 1 1 1 0 0 1 ② Byte count: 1 (3) Machine cycle count: 1 (4) Function: A ↔ H The contents of the accumulator and H register are exchanged. XAL (Exchange A with L) Instruction code: 0 1 1 0 1 1 1 1 ② Byte count: 1 3 Machine cycle count: 1

④ Function: A ↔ L The contents of the accumulator and L register are exchanged.

XAM pr (Exchange A with Memory)

1	Instruction	code:	0	1	0	R ₄	0	1	R ₁	RO

② Byte count: 1

(3) Machine cycle count: 1/2 (when a skip is made)

④ Function: A ↔ (pr) pr=DL,DE,HL-,HL+,HL When pr=HL+: Skip if L=0 When pr=HL-: Skip if L=FH

pr	R ₄	R1	R _O
DL	0	0	0
DE	0	0	1
HL-	1	0	0
HL+	1	0	1
HL	1	1	0

The contents of the accumulator and the contents of the data memory location addressed by a register pair are exchanged. When HL+ is specified for pr, the data is exchanged, then the L register is incremented by one. When the L register content becomes 0, the succeeding instruction is skipped. When HL- is specified for pr, the data is exchanged, then the L register is decremented by one. When the L register content becomes FH, the succeeding instruction is skipped. (6) Note: XAM HL-, XAM HL+, and XAM HL can be written as XDS, XIS, and X, respectively (each having no operands).

XADR mem (Exchange A with Memory Direct): uPD7502

() Instruction code:

0 0 1 1 1 0 0 1 0 D₆ D₅ D₄ D₃ D₂ D₁ D₀

② Byte count: 2

3 Machine cycle count: 2

- ④ Function: A ↔ (mem) mem=D₆₋₀:00H-7FH The contents of the accumulator and the contents of the data memory location addressed by 7-bit immediate data mem are exchanged.
- ⑤ Example: The contents of a data memory location at address 2FH are transferred to address 10H. LADR 2FH ;A ← (2FH) XADR 10H ;A ← (10H)

 $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$

XADR mem (Exchange A with Memory Direct): uPD7503

1 Instruction code:

0 0 1 1 1 0 0 1

- ② Byte count: 2
- 3 Machine cycle count: 2

④ Function: A → (mem) mem=D₇₋₀:00H-DFH The contents of the accumulator and the contents of the data memory location addressed by 8-bit immediate data mem are exchanged.

XHDR mem (Exchange H with Memory Direct): uPD7502

Instruction code:

Contraction of the second

	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
2	Byte count: 2
3	Machine cycle count: 2
4	Function: H ←→ (mem) mem=D ₆₋₀ :00H-7FH The contents of the H register and the contents of the data memory location addressed by 7-bit immediate data mem are exchanged.
XHDR	(mem (Exchange H with Memory Direct): uPD7503
1	Instruction code:
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
2	Byte count: 2
3	Machine cycle count: 2
4	Function: H ↔ (mem) mem=D ₇₋₀ :00H-DFH The contents of the H register and the contents of the data memory location addressed by 8-bit immediate data mem are
	exchanged.

XLDR mem (Exchange L with Memory Direct): uPD7502 \bigcirc Instruction code: 0 D₆ D₅ D₄ D₃ D₂ D₁ D₀ 0 0 1 1 0 1 1 1 ② Byte count: 2 3 Machine cycle count: 2 (4) Function: $L \iff (mem) mem=D_{6-0}:00H-7FH$ The contents of the L register and the contents of the data memory location addressed by 7-bit immediate data mem are exchanged. XLDR mem (Exchange L with Memory Direct): uPD7503 \bigcirc Instruction code: $\mathsf{D}_7 \hspace{0.1in} \mathsf{D}_6 \hspace{0.1in} \mathsf{D}_5 \hspace{0.1in} \mathsf{D}_4 \hspace{0.1in} \mathsf{D}_3 \hspace{0.1in} \mathsf{D}_2 \hspace{0.1in} \mathsf{D}_1 \hspace{0.1in} \mathsf{D}_0$ 0 0 1 1 1 0 1 1 ② Byte count: 2 3 Machine cycle count: 2 **(4)** Function: $L \iff (mem) mem=D_{7-0}:00H-DFH$ The contents of the L register and the contents of the data memory location addressed by 8-bit immediate data mem are exchanged.

6.4.2 Operation instructions

AISC n4 (Add Immediate to A, Skip if Carry)

0 0 0 0 13 12 11 10 Instruction code: \bigcirc Byte count: 1 2 (3) Machine cycle: 1/2 (when a skip is made) ④ Function: A ↔ A+n4;Skip if carry. n4=1₃₋₀:0-FH Four-bit immediate data n4 is added to the accumulator in binary. When a carry is produced, a skip is performed. The carry flag is not affected. Note: When n4 = 0, an NOP instruction is executed. 6 ASC (Add Memory to A, Skip if Carry) 0 1 1 1 0 1 1 1 Instruction code: \bigcirc Byte count: 1 2 Machine cycle count: 1/2 (when a skip is made) 3 Function: A ← A+(HL);Skip if carry. 4 The contents of the data memory location addressed by register pair HL are added to the accumulator in binary. When a carry is produced as a result of the addition, a skip is performed. The carry flag is not affected.

ACSC (Add Memory to A with Carry, Skip if Carry)

1	Instruction code: 0 1 1 1 1 1 0 0
2	Byte count: 1
3	Machine cycle: 1/2 (when a skip is made)
4	Function: A,C ← A+(HL)+C;Skip if carry. The contents of the data memory location addressed by register pair HL are added to the accumulator in binary (including carry flag). When a carry is produced as a result of the addition, the carry flag is set and a skip is made. When no carry is produced, the carry flag is reset, and if the following instruction is an AISC instruction, the skip condition for the AISC instruction is inhibited. (A skip is performed when a carry is produced.)
	Only the AISC instruction is affected.
EXL	(Exclusive-Or Logic A and Memory)
1	Instruction code: 0 1 1 1 1 1 1 0
2	Byte count: 1
3	Machine cycle count: 1
4	Function: A ← A ← (HL) The contents of the accumulator are exclusive-ORed with the contents of the data memory location addressed by register pair HL, then the result is

stored in the accumulator.

ANL (And Logic A and Memory)


Instruction code: (1)0 0 0 1 1 0 1 1 1 1 1 1 0 0 1 1 Byte count: 2 2 Machine cycle count: 2 3 $A \leftarrow A \land (HL)$ Function: 4 The contents of the accumulator are ANDed with the contents of the data memory location addressed by the register pair HL, then the result is stored in the .accumulator. ORL (Or Logic A and Memory) Instruction code: \bigcirc 1 0 1 1 0 1 .0 1 1 1 1 1 1 0 0 1 Byte count: 2 2 Machine cycle count: 2 3 $A \leftarrow A \lor (HL)$ Function: **(4)** The contents of the accumulator are ORed with the contents of the data memory location addressed by register pair HL, then the result is stored in the accumulator.

6.4.3 Accumulator manipulation instruction

СМА	(Complement A)
1	Instruction code: 0 1 1 1 1 1 1 1
2	Byte count: 1
3	Machine cycle count: 1
4	Function: A - A One's complement of the accumulator contents is obtained. (Each bit is inverted.)
5	Example: When A=5 3 2 1 0
	Before execution 0101 A
	After execution 1010 A
RAR	(Rotate A Right)
1	Instruction code:
	0 0 1 1 1 1 1 1 1 1 0 0 1 1
2	Byte count: 2
3	Machine cycle count: 2

(4) Function: $A_{n-1} \leftarrow A_n$ (n=1-3) $C \leftarrow A_0$ $A_3 \leftarrow C$ The contents of the accumulator, including the carry flag, are rotated one bit to the right.

(5) Example:



6.4.4 Carry flag manipulation instructions

RC (Reset Carry)

① Instruction code:

② Byte count: 1

3 Machine cycle count: 1

④ Function: C ← 0 The carry flag is reset.

SC (Set Carry)


(1) Instruction code:

② Byte count: 1

	3	Machine cycle count: 1
	4	Function: C < 1 The carry flag is set.
6.4.5	Incr	ement/decrement instructions
	IES	(Increment E, Skip if E=O)
	1	Instruction code: 0 1 0 0 1 0 0 1
	2	Byte count: 1
	3	Machine cycle count: 1/2 (when a skip is made)
	4	Function: E — E+1;Skip if E=0 The E register is incremented. When the result is E=0, a skip is made.
	ILS	(Increment L, Skip if L=0)
	1	Instruction code: 0 1 0 1 1 0 0 1
	2	Byte count: 1
	3	Machine cycle count: 1/2 (when a skip is made)
	4	Function: L — L+1;Skip if L=0 The L register is incremented. When the result is L=0, a skip is made.

IDRS mem (Increment memory Direct, Skip if memory=0): uPD7502


(1) Instruction code:



DES (Decrement E, Skip if E=FH) Instruction code: 0 1 0 \bigcirc 0 0 1 0 0 2 Byte count: 1 3 Machine cycle count: 1/2 (when a skip is made) 4 Function: E ← E-1:Skip if E=FH The E register is decremented, and when the decrement results in E=FH, a skip is made. DLS (Decrement L, Skip if L=FH) Instruction code: 0 1 0 1 1 0 0 0 2 Byte count: 1 Machine cycle count: 1/2 (when a skip is made) 3 4 Function: L ← L-1:Skip if L=FH The L register is decremented. When the decrement results in L=FH, a skip is made.

DDRS mem (Decrement memory Direct, SKip if Memory=FH): uPD7502


() Instruction code:



6.4.6 Memory bit manipulation instructions

RMB bit (Reset Memory Bit)

 Instruction code: 0 1 1 0 1 0 B₁ B₀
 Byte count: 1
 Machine cycle count: 1
 Function: (HL)bit ← 0 bit=B₁₋₀:0-3 A particular bit at the data memory location addressed by register pair HL is reset. The bit to be reset is specified by 2-bit immediate data bit.



The bits other than the specified bit are left unchanged.

0 1

0

(5) Example: Bit 2 at data memory address 10H is reset.

LHLI 10H RMB 2 $;(10H)_2 \leftarrow 0$ 3 2 1 0 Before execution 0 1 1 1 (10)


After execution

(10н)

SMB bit (Set Memory Bit)

Instruction code: 0 1 1 0 1 1 B₁ B₀
 Byte count: 1
 Machine cycle count: 1
 Function: (HL)bit ← 1 bit=B₁₋₀:0-3


 A particular bit at the data memory location addressed by register pair HL is set. The bit to be set is specified by 2-bit immediate data bit.



The bits other than the specified bit are left unchanged.

5 Example: Bit 1 at data memory address 11H is set.

LHLI 11H SMB 1 ;(11H)₁ ← 1



```
6.4.7 Jump instructions
```

JMP addr (Jump): uPD7502 \bigcirc Instruction code: 0 0 1 0 0 P₁₀ P₉ P₈ P₇ P₆ P₅ P₄ P₃ P₂ P₁ P₀ (2) Byte count: 2 (3) Machine cycle count: 2 Function: $PC_{10-0} \leftarrow P_{10-0}$ addr= P_{10-0} :000H-7FFH 4 A jump is made to the address indicated by 11-bit immediate data addr. JMP addr (Jump): uPD7503 \bigcirc Instruction code: 1 0 P₁₁ P₁₀ P₉ P₈ P₇ P₆ P₅ P₄ P₃ P₂ P₁ P₀ 0 0 (2) Byte count: 2 3 Machine cycle count: 2 Function: $PC_{11-0} \leftarrow P_{11-0}$ addr= P_{11-0} :000H-FFFH 4 A jump is made to the address indicated by 12-bit immediate data addr. JCP addr (Jump in the Current Page): uPD7502 1 0 P5 P4 P3 P2 P1 P0 (1) Instruction code: (2) Byte count: 1

(3) Machine cycle count: 1

(4) Function: $PC_{5-0} \leftarrow P_{5-0}$ addr= PC_{10-6} , P_{5-0} :000H-7FFH A jump is made. The destination address is obtained by replacing the low-order six bits of the program counter (PC_{5-0}) with 6-bit immediate data P_{5-0} . The high-order five bits of the program counter (PC_{10-6}) are not affected.

A value different from the current contents of PC_{1D-6} cannot be coded for addr.

(5) Example:

ROM	Address			
108				
109	JCP	13BH	:	NON ERROR
10A				
÷				
13B				
13C	JCP	150H	;	ERROR
÷				
1FF	JCP	230H	;	NON ERROR
200				

(6) Note: The PC contents indicates the address next to the JCP instruction while a JCP instruction is being executed. For example, when a JCP instruction is executed at 1FFH, the PC indicates 200H, and so a jump to address 230H is allowed.

N.ON

JCP addr (Jump in the Current Page): uPD7503

- 1 Instruction code: 1 0 $P_5 P_4 P_3 P_2 P_1 P_0$ 2 Byte count: 1 3 Machine cycle count: 1 4 Function: $PC_{5-0} \leftarrow P_{5-0}$ addr= $PC_{11-6} P_{5-0}$:000H-FFFH
 - A jump is made to an address obtained by replacing the low-order six bits of the program counter (PC_{5-0}) with 6-bit immediate data P_{5-0} . The high-order six bits of the program counter (PC_{11-6}) are not affected.

1

A value different from the current contents of PC_{11-6} cannot be coded for addr.

JAM addr2 (Jump with A and Memory): uPD7502

(1) Instruction code:

0 0 1 1 1 1 1

 $0 0 0 1 0 P_2 P_1 P_0$

- 2 Byte count: 2
- (3) Machine cycle count: 2
- 4 Function: $PC_{10-8} \leftarrow P_{2-0}$, $PC_{7-4} \leftarrow A_{3-0}$, $PC_{3-0} \leftarrow (HL)$ addr $2=P_{2-0}:0-7$

The high-order three bit (PC_{10-8}) of the program counter are replaced by 3-bit immediate data addr2, the intermediate four bits (PC_{7-4}) are replaced by the accumulator contents, and the low-order four bits (PC_{3-0}) are replaced by the contents of the data memory location addressed by register pair HL. A jump to the resultant address is then made. This means that the jump destination varies within the 256-address space depending on the accumulator and data memory contents.

JAM addr2 (Jump with A and Memory): uPD7503

(1) Instruction code:

	$0 0 1 1 1 1 1 1 0 0 0 1 P_3 P_2 P_1 P_0$
2	Byte count: 2
3	Machine cycle count: 2
4	Function: $PC_{11-8} \leftarrow P_{3-0}$, $PC_{7-4} \leftarrow A_{3-0}$, $PC_{3-0} \leftarrow (HL)$ addr $2=P_{3-0}:0-FH$ The high-order four bits of the program counter (PC_{11-8}) are replaced with 4-bit immediate data addr2, the intermediate four bits of the program counter (PC_{7-4}) are replaced with the accumulator contents, and the low-order four bits (PC_{3-0}) are replaced with the contents of the data memory location addressed by register pair HL. A jump to the resultant address is then made. This means that the jump destination varies within the 256-address space depending on

the accumulator and data memory contents.

6.4.8 Subroutine stack control instructions

CALL caddr (Call Subroutine): uPD7502

1 Instruction code:

0 0 1 1 0 P ₁₀ P ₉ P ₈ P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀

- 2 Byte count: 2
- 3 Machine cycle count: 2
- (4) Function: $(SP-1) \leftarrow PC_{7-4}$, $(SP-2) \leftarrow PC_{3-0}$, $(SP-3) \leftarrow PSW$, $(SP-4) \leftarrow 0$, PC_{10-8} $PC_{10-0} \leftarrow P_{10-0}$, $SP \leftarrow SP-4$ $caddr=P_{10-0}$:000H-7FFH

The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), then a jump is made to the address indicated by 11-bit immediate data caddr.

CALL caddr (Call Subroutine): uPD7503

① Instruction code:

0 0 1 1 0 P₁₀ P₉ P₈

P7 P6 P5 P4 P3 P2 P1 P0

- ② Byte count: 2
- 3 Machine cycle count: 2

(4) Function: (SP-1) $\leftarrow PC_{7-4}$, (SP-2) $\leftarrow PC_{3-0}$, (SP-3) $\leftarrow PSW$, (SP-4) $\leftarrow PC_{11-8}$, $PC_{11-0} \leftarrow 0, P_{10-0}$, SP \leftarrow SP-4 caddr=P₁₀₋₀:000H-7FFH


> The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), then a jump is made to the address indicated by 11-bit immediate data caddr.

CALT taddr2 (Call Table): uPD7502

1 1 P₅ P₄ P₃ P₂ P₁ P₀ (1) Instruction code: 2 Byte count: 1 3 Machine cycle count: 2 Function: (SP-1) $\leftarrow PC_{7-4}$, (SP-2) $\leftarrow PC_{3-0}$, 4 $(SP-3) \leftarrow PSW, (SP-4) \leftarrow 0, PC_{10-8}$ $PC_{9-7,4-0} \leftarrow ROM(00011P_5P_4P_3P_2P_1P_0)$ $PC_{11,10,6,5} \leftarrow 0$ SP ← SP-4 taddr2=00011P5P4P3P2P1P0:0D0H-0FFH The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), 8-bit table data (T_{7-0}) at the table address $(00011P_5P_4P_3P_2P_1P_0)$ specified in the instruction is loaded into the program counter in form of $0T_7T_6T_500T_4T_3T_2T_1T_0$, then a jump is made.

Be sure to code a table address in the operand of the CALT instruction.

The table area for the CALT instruction is assigned to addresses ODOH to OFFH. Before the CALT instruction is executed, data for the subroutine call address must be programmed in this address with an assembler pseudo instruction (DET).



CALT taddr2 (Cali Table): uPD7503

made.


 \bigcirc

3

1 1 P5 P4 P3 P2 P1 P0 Instruction code: (2) Byte count: 1 Machine cycle count: 2 (4) Function: (SP-1) $\leftarrow PC_{7-4}$, (SP-2) $\leftarrow PC_{3-0}$, $(SP-3) \leftarrow PSW, (SP-4) \leftarrow PC_{11-8}$ $PC_{9-7,4-0} \leftarrow ROM(000011P_5P_4P_3P_2P_1P_0)$ PC_{11,10,6,5} ← 0 SP ← SP-4 $taddr2=000011P_5P_4P_3P_2P_1P_0:0D0H-0FFH$ The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), 8-bit table data (T_{7-0}) at the table address $(000011P_5P_4P_3$ $P_2P_1P_0$) specified in the instruction is loaded into the program counter in form of $OOT_7T_6T_5OOT_4T_3T_2T_1T_0$, then a jump is

> Be sure to code a table address in the operand of the CALT instruction.

The table area for the CALT instruction is assigned to addresses ODOH to OFFH. Before the CALT instruction is executed, the subroutine call address data must be programmed in this area with an assembler pseudo instruction (DET).



(4) Function: $PC_{11-8} \leftarrow (SP)$, $PC_{3-0} \leftarrow (SP+2)$, $PC_{7-4} \leftarrow (SP+3)$, $SP \leftarrow SP+4$ The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC), then SP is incremented.

(6) Note: PSW is not restored.

RTS (Return from Subroutine, then Skip): uPD7502

① Instruction code:

(2) Byte count: 1

(3) Machine cycle count: 3

(4) Function: $PC_{10-8} \leftarrow (SP)_{2-0}$, $PC_{3-0} \leftarrow (SP+2)$, $PC_{7-4} \leftarrow (SP+3)$, $SP \leftarrow SP+4$ Then skip unconditionally

> The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC), SP is incremented, then skip is unconditionally made.

Example: Return processing is performed in one of the following two ways, which depends on the subroutine processing result:

; MAIN ROUTINE CALL SUBRT -> INSTA → INSTB : : SUBROUT I NE SUBRT : . SKIP IF CARRY SKC RT ; RETURN ;RETURN & SKIP RTS If the subroutine processing result carry flag is set, control is returned to INSTB. If the flag is not set, control is returned to INSTA. (6) Note: PSW is not returned. RTS (Return from subroutine, then Skip): uPD7503 0 1 0 1 1 0 1 1 \bigcirc Instruction code: (2) Byte count: 1 Machine cycle count: 3 3 Function: $PC_{11-8} \leftarrow (SP)_{3-0}$, $PC_{3-0} \leftarrow (SP+2)$, **(4**) $PC_{7-4} \leftarrow (SP+3),$ SP - SP+4 Then skip unconditionally The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC), SP is incremented, then skip is unconditionally made.

(6) Note: PSW is not restored.

RTPSW (Return from subroutine and restore PSW): uPD7502

0 1 0 0 0 0 1 1 (1) Instruction code: 2 Byte count: 1 (3) Machine cycle count: 2 $PC_{10-8} \leftarrow (SP)_{2-0}$, $PSW \leftarrow (SP+1)$, (4) Function: $PC_{3-0} \leftarrow (SP+2), PC_{7-4} \leftarrow (SP+3)$ $SP \leftarrow SP+4$ The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC) and program status word (PSW), then SP is incremented. RTPSW (Return from subroutine and restore PSW): uPD7503 (1) Instruction code: 0 1 0 0 0 0 1 1 ② Byte count: 1 Machine cycle count: 2 3 Function: $PC_{11-8} \leftarrow (SP)_{3-0}$, $PSW \leftarrow (SP+1)$, 4 $PC_{3-0} \leftarrow (SP+2), PC_{7-4} \leftarrow (SP+3)$ SP - SP+4 The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC) and program status word (PSW), then SP is incremented.

PSHDE (Push DE on stack)

(1) Instruction code:

0 0 1 0 1 0 1 1 1 1 0 0 1 1 1 0 (2) Byte count: 2 3 Machine cycle count: 2 4 Function: $(SP-1) \leftarrow D$, $(SP-2) \leftarrow E$ $SP \leftarrow SP-2$ The contents of the D and E registers are saved in the data memory location (stack) addressed by the stack pointer (SP). PSHHL (Push HL on stack) (1)Instruction code: 0 0 0 0 1 1 1 1 1 0 1 1 1 1 1 0 2 Byte count: 2 3 Machine cycle count: 2 $(SP-1) \leftarrow H, (SP-2) \leftarrow L$ **(4)** Function: $SP \leftarrow SP-2$ The contents of the H and L registers are saved in the data memory location (stack) addressed by the stack pointer (SP).

```
POPDE (Pop DE off stack)
\bigcirc
    Instruction code:
                           1
                                    1
                                       0 0
      0
         0
             1
                1
                    1
                       1
                             0
                                              0
                                                   1
                                                     1
                                                         1
                                                            1
2
   Byte count: 2
3
     Machine cycle count: 2
    Function: E \leftarrow (SP), D \leftarrow (SP+1)
4
                 SP \leftarrow SP+2
                 The contents of the data memory location
                 (stack) addressed by the stack pointer
                 (SP) are restored in the D and E
                 registers, then SP is incremented.
POPHL (Pop HL off stack)
\bigcirc
     Instruction code:
                                    1
                                       0 0
                                             1
                                                   1
                                                      1
                                                         1
                                                            1
      0
         0
            1
                1
                    1
                       1
                           1
                              0
2
     Byte count:
                   2
3
     Machine cycle count: 2
                 L ← (SP), H ← (SP+1)
(4)
     Function:
                 SP \leftarrow SP+2
                 The contents of the data memory location
                 (stack) addressed by the stack pointer
                 (SP) are restored in the H and L
                 registers, then SP is incremented.
```

TAMSP (Transfer A and Memory to SP)

(1) Instruction code:

0 0 1 1 1 1 1 1 0 0 1 1 0 0 0 1 (2) Byte count: 2 (3) Machine cycle count: 2 (4) Function: $SP_{7-4} \leftarrow A$, $SP_{3-1} \leftarrow (HL)_{3-1}$, $SP_0 \leftarrow 0$ The contents of the accumulator are transferred to the high-order four bits of the stack pointer, and the high-order three bits in the data memory location addressed by register pair HL are transferred to the low-order three bits (SP_{3-1}) of the stack pointer. $\ensuremath{\mathsf{SP}}_0$ is automatically loaded with 0. TSPAM (Transfer SP to A and Memory) Instruction code: \bigcirc 0 1 0 1 0 0 1 1 1 1 1 1 0 1 1 0 2 Byte count: 2 Machine cycle count: 2 3


(4) Function: $A \leftarrow SP_{7-4}$, $(HL)_{3-1} \leftarrow SP_{3-1}$, $(HL)_0 \leftarrow 0$ The high-order four bits of the stack pointer (SP_{7-4}) are transferred to the accumulator, and the low-order three bits of the stack pointer (SP_{3-1}) are transferred to the high-order three bits of the data memory location addressed by register pair HL. The least significant bit in the data memory location is automatically set to 0.

6.4.9 Skip instructions

SKC (Skip if Carry)

	Instruction code:	0	1	0	1	1	0	1	0	
2	Byte count: 1									
3	Machine cycle count	: 1	/2	(wh	en a	a sk	ip	is	made))
4	Function: Skip if If the c		/ fl	ag	is	1, a	sk	ip	is ma	ade.
SKMB	T bit (Skip if Memor	y Bi	it T	rue	•)					
	Instruction code:	0	1	1	0	0	1	B	B _O	
2	Byte count: 1									
3	Machine cycle count	:	1/2	(wł	nen	a sk	iP.	i s	made)

④ Function: Skip if (HL)bit=1 bit=B₁₋₀:0-3 A skip is made if a particular bit in the data memory location addressed by register pair HL is 1. The bit is specified by 2-bit immediate data bit.




SKABT bit (Skip if A Bit True)

1	Instruction	code:	0	1	1	1	0	1	Β1	во

2 Byte count: 1


3 Machine cycle count: 1/2 (when a skip is made)

④ Function: Skip if Abit=1 bit=B₁₋₀:0-3 A skip is made if a particular bit in the accumulator is 1. The bit is specified by 2-bit immediate data bit.



SKMBF bit (Skip if Memory Bit False)

1	Instruction	n code:	0	1	1	0	0	0	B ₁ B _C	, J
2	Byte count:	: 1								
3	Machine cyc	cie count	: 1.	/2	(whe	en a	sk	İP	is mac	ie)
4	Function:	Skip if A skip i the data register specifie	s ma mem pai	de ory r H	ifa Iod Lis	a par catio s O.	rti on T	cul add he	ar bit ressed bit is	d by s
						Э	2	1	0	



S Example: Whether bit 3 of data memory (10H) is 0 is tested. LHLI 10H :HL=10H SKMBF 3 :SKIP IF (10H)₃=0 JMP ERR :JUMP TO ERR OK: SKAEM (Skip if A Equals Memory)

Instruction code:

0 1 0 1 1 1 1 1

(2) Byte count: 1

Machine cycle count: 1/2 (when a skip is made) 3 Function: Skip if A=(HL) 4 A skip is made if the contents of the accumulator match the contents of the data memory location addressed by register pair HL. The number of data 5 existing in data (5) Example: memory (10H-1FH) is recorded in data . memory (20H). COMP :LAI 0 XADR 20H: CLEAR COUNTER LHLI 1FH: HL=1F LAI 5 :SKAEM ; SKIP IF (HL)=5 LOOP JCP BR IDRS 20H: INCREMENT COUNTER : DECREMENT DATA POINTER :DLS BR JCP LOOP END : The match counter (20H) is cleared, 5 is set in the accumulator, then the contents of data memory and the accumulator are compared by an SKAEM instruction while

SKAEL n4 (Skip if A Equals Immediate)

incremented.

(1) Instruction code:

the data memory address is being updated.

When they match, the match counter is

② Byte count: 2

(3) Machine cycle count: 2/3 (when a skip is made) ④ Function: Skip if A=n4 n4=13-0:0-FH A skip is made if the contents of the accumulator match 4-bit immediate data n4. SKDEL n4 (Skip if D Equals Immediate) \bigcirc Instruction code: 0 1 1 0 13 12 11 10 1 1 1 0 0 1 1 0 (2) Byte count: 2 Machine cycle count: 2/3 (when a skip is made) 3 ④ Function: Skip if D=n4 n4=13-0:0-FH A skip is made if the contents of the D register match 4-bit immediate data n4. SKEEL n4 (Skip if E Equals Immediate) Instruction code: \bigcirc 0 1 0 0 13 12 11 10 1 1 1 0 0 1 1 0 (2) Byte count: 2 Machine cycle count: 2/3 (when a skip is made) 3 (4) Function: Skip if E=n4 n4=13-0:0-FH A skip is made if the contents of the E register match 4-bit immediate data n4.

SKHEI n4 (Skip if H Equals Immediate)

(1) Instruction code:

0 0 1 1 1 1 1 0 0 1 1 1 ¹3 ¹2 ¹1 ¹0 2 Byte count: 2 (3) Machine cycle count: 2/3 (when a skip is made) 4 Function: Skip if H=n4 n4=13-0:0-FH A skip is made if the contents of the H register match 4-bit immediate data n4. SKLEL n4 (Skip if L Equals Immediate) (\mathbf{I}) Instruction code: 0 1 0 1 13 12 11 10 0 0 1 1 1 1 1 0 Byte count: 2 2 3 Machine cycle count: 2/3 (when a skip is made) ④ Function: Skip if L=n4 n4=1₃₋₀:0-FH A skip is made if the contents of the L register match 4-bit immediate data n4.

6.4.10 SIO control instructions TAMSIO (Transfer A and Memory to SIO) Instruction code: \bigcirc 0 0 1 1 1 1 1 0 1 1 1 1 0 0 1 1 2 Byte count: 2 Machine cycle count: 2 3 $SIO_{7-4} \leftarrow A, SIO_{3-0} \leftarrow (HL)$ Function: 4 The contents of the accumulator are stored in the high-order four bits of the shift register (SIO_{7-4}) , and the contents of the data memory location addressed by register pair HL are stored in the low-order four bits (SIO $_{3-0}$) of the shift register. TSIOAM (Transfer SIO to A and Memory) Instruction code: \bigcirc 0 0 1 1 0 1 0 1 1 1 1 1 0 1 1 0

Byte count: 2

Machine cycle count: 2

2

3

(4) Function: $A \leftarrow S10_{7-4}$, (HL) \leftarrow S10_{3-0} The high-order four bits of the shift register (S10₇₋₄) are transferred to the accumulator, and the low-order four bits (S10₃₋₀) are transferred to the data memory location addressed by register pair HL.

SIO (Start SIO)

(1) Instruction code:

	0 0 1	1 1	1	1	1		0	0	1	1	0	0	1	1
2	Byte count	: 2												
3	Machine cy	cle co	unt	:	2									
4	Function:	3BIT The 3 is cl (when regis	-bi eare IN ter	t c ed, TS	oun IN is	ter TO/ sel	'of 'Sr ect	th equ ed	ie s iest by	eri fl: the	ali agi shi	sr ft	eset	:

6.4.11 Timer control instructions

TAMMOD (Transfer A and Memory to timer Modulo register)

(1) Instruction code:

	0	0	1	1	1	1	1	1
2	Byt	e c	oun	t:	2			
3	Mac	hin	e c	ycl	e co	unt	•	2

(4) Function: $MOD_{7-4} \leftarrow A$, $MOD_{3-0} \leftarrow (HL)$ The contents of the accumulator are transferred to the high-order four bits of the modulo register (MOD_{7-4}) , and the contents of the data memory location addressed by register pair HL are transferred to the low-order four bits (MOD_{3-0}) .

TIMER (Start Timer)

(1) Instruction code:

				F								r			
0	0	1	1	1	1	1	1	0	0	1	1	0	0	1	0
U	Ŷ	•	•	•											_

- ② Byte count: 2
- (3) Machine cycle count: 2
- ④ Function: CT ← 0, INTT RQF ← 0 The count register (CT) is cleared, the INTT request flag is reset, then the timer operation is started.

TCNTAM (Transfer timer Count register to A and Memory)

(1) Instruction code:

				1			
0	0	1	1	1	1	١	1

0 0 1 1 1 0 1

1

(2) Byte count: 2

(3) Machine cycle count: 2


(4) Function: $A \leftarrow CT_{7-4}$, (HL) \leftarrow CT_{3-0} The high-order four bits (CT_{7-4}) of the count register are transferred to the accumulator. The low-order four bits (CT_{3-0}) of the count register are transferred to the data memory location addressed by register pair HL.

The count operation is suspended during execution of this instruction.

6.4.12 Interrupt control instructions

El n3 (Enable Interrupt)

(1) Instruction code:




The contents of the interrupt enable register are ORed with 3-bit immediate data n3, and the result is stored in the interrupt enable register. This means that by setting the bit specified for a desired interrupt to 1, the associated one or more interrupts are enabled.

If n3 is 0, the contents of the interrupt enable register remain unchanged, but the interrupt master enable F/F is set, enabling an interrupt.

DI n3 (Disable Interrupt)

(1) Instruction code:



- INTI

The contents of the interrupt enable register are ANDed with the complement of 3-bit immediate data n3, and the result is stored in the interrupt enable register. This means that by setting the bit associated with a desired interrupt, one or more interrupts are disabled.


If n3 is 0, the contents of the interrupt enable register remain unchanged, but the interrupt master enable F/F is reset, which disables the acceptance of all interrupts.

SKI n3 (Skip if Interrupt request flag is true and reset interrupt request flag)

(i) Instruction code:

	-											1			
0	0	1	1	1	1	1	1	0	1	0	0	0	2	1	10
								L							

- ② Byte count: 2
- (3) Machine cycle count: 2/3 (when a skip is made)
- ④ Function: Skip if INT RQF ∧ n3+0 INT RQF ← INT RQF ∧ n3 n3=1₂₋₀:0-7 The interrupt request flag associated with the bit set to 1 is tested with 3bit immediate data n3. If the test shows that the interrupt request flag contains 1, the following instruction is skipped, and the tested interrupt request flag is reset.



6.4.13 1/0 instructions

IPL (Input Port specified by L)

- 1 1 0 0 0 1 0 Instruction code:

0


- 2 Byte count: 1
- (3) Machine cycle count: 1
- Function: A 🔶 Port(L) 4

Contents of L register	0	1	4	5	6
Port name	Port O	Port 1	Port 4	Port 5	Port 6

The contents of the sport specified by the L register are loaded to the accumulator.

IP addr3 (Input Port specified by immediate)

Instruction code: \bigcirc



Byte count: 2 2

Machine cycle count: 2 3

(4) Function: A \leftarrow Port(addr3) addr3=D₂₋₀:0,1,4-6

addr 3	0	1	4	5	6
Port name	Port O	Port 1	Port 4	Port 5	Port 6

The contents of the port specified by 3bit immediate data addr3 are loaded to the accumulator.

IP1 (Input Port1)

1	Instruction code:	0	1	1	1	0	0	0	1	
2	Byte count: 1 .									
3	Machine cycle count:	1								

④ Function: A ← Port1 The contents of port 1 are loaded to the accumulator.

IP54 (Input Port 5 and 4)

① Instruction code:

·				1				1					r			<u> </u>
0	0	1	1	1	1	1	1		0	0	1	1	1	0	0	0
L																

② Byte count: 2

3 Machine cycle count: 2

4 Function: A 🖛 Port5, (HL) 🖛 Port4 The contents of port 5 are loaded to the accumulator, and the contents of port 4 are stored in the data memory location addressed by register pair HL.

OPL (Output Port specified by L)

Instruction code:

0 1 1 1 0 0 1 0

(2) Byte count: 1

3 Machine cycle count: 1

④ Function: Port/Mode register(L) ← A

Contents of L register	3	4	5	6	вн	сн	EH	FH
Port/mode register	Port 3	Port 4	Port 5	Port 6	Display mode register	mode	mode	Shift mode register

The contents of the accumulator are output to the port or stored in the mode register specified by the L register.

OP addr1 (Output Port specified by immediate)

(1) Instruction code:

ſ	0	0	1	1	1	1	1	1	1	1	1	0	D3	D ₂	D	D _O
L																

② Byte count: 2

3 Machine cycle count: 2

④ Function: Port/Mode register(addr1) ← A addr1=D₃₋₀:3-6,BH,CH,EH,FH

.

addr1	3	4	5	6	ВН	СН	ЕН	FH
Port/mode register	Port 3	Port 4	Port 5	Port 6		mode	mode	Shift mode register

The contents of the accumulator are output to the port or stored in the mode register specified by 4-bit immediate data addr1.

OP3 (Output Port3)

1	Instruction code: 0 1 1 1 0 0 1 1
2	Byte count: 1
3	Machine cycle count: 1
4	Function: Port3 < A The contents of the accumulator are output to port 3.
0P54	(Output Port 5 and 4)
1	Instruction code:
	0 0 1 1 1 1 1 1 0 0 1 1 1 1 0 0
2	Byte count: 2
3	Machine cycle count: 2

•

④ Function: Port5 ← A, Port4 ← (HL) The contents of the accumulator are output to port 5, and the contents of the data memory location addressed by register pair HL are output to port 4.

ANP addr4,n4 (And Port with immediate)


(1) Instruction code:

0 1 0 0 1 1 0 0 3 Byte count: 2 3 Machine cycle count: 2 4 Function: Port(addr4) ← Port(addr4) ∧ n4 $addr4=D_{2-0}:3-6$ $n4=I_{3-0}:0-FH$

addr4	3	4	5	6		
Port name	Port 3	Port 4	Port 5	Port 6		

The contents of the port specified by 3bit immediate data addr4 are ANDed with 4-bit immediate data n4, and the result is output to the port specified by addr4. ORP addr4,n4 (Or Port with immediate)

1 Instruction code:




addr4	3	4	5	6
Port name	Port 3	Port 4	Port 5	Port 6

The contents of the port specified by 3bit immediate data addr4 are ORed with 4bit immediate data n4, and the result is output to the port specified by addr4.

6.4.14 CPU control instructions

HALT (Halt)

① Instruction code:



- ③ Machine cycle count: 2
- 4 Function: The halt mode is set.

STOP (Stop)

(1) Instruction code:

	0	0	1	 1	1	1	1 1		0	0	1	1	0	1	1	۱
2	By	te	coun	t:	2											
3	Ma	chi	ne c	ycle	e c 0	unt	: 2	2								
4	Fu	nct	ion:	Τł	ne s	top	moc	le i	S S (et.						
NOP	(No	Ор	erat	i on 3)											
1	In	str	ucti	on	cod	e :	0	0	0	0	0	0	0	0		
2	By	te	coun	t:	1											
3	Ma	achi	ne c	ycl	e c	ount	::	1								
4	F١	unct	ion:			mach ing		су¢	le	is	usec	i fo	r d	bing	9	

-

	Port O	Port 1	Port 3	Port 4	Port 5	Port 6	Port 6 mode register	Shift mode register	Display mode register	Clock mode register
OP addr1			0	0	o	o	0	0	o	0
OPL			o	o	o	0	0	o	O	0
IP addr3	o	٥		o	0	o				
IPL	o	o		o	o	0				
ANP addr4,n4			o	o	٥	o				-
ORP addr4,n4			o	٥	٥	o				
1954					0					
OP54					0					
1P1		o								
OP3			o							

6.5 List of Port and Mode Register Manipulation Instructions

o: Available

6.6 Machine Cycles Required for Skip Operation

If the condition of a skip instruction is met, the next instruction is skipped in one machine cycle regardless of the number of machine cycles required for the execution of this instruction.

This is equivalent to replacing the next instruction with one NOP instruction.

6.7 Using Register Pair (DL, DE, HL) as a Data Pointer

Before an instruction which uses a register pair (DL, DE or HL) as a data pointer to access data memory is executed, memory address information is set in the register pair. In this case, the address to be set must be located within the memory area (OOH to 7FH for the uPD7502; OOH to DFH for the uPD7503).

Correct: LHLI 50H ;HL=50H LAM HL ;A ← (50H)

Wrong: For the uPD7502 LDE1 80H ;DE=80H LAM DE ;A is undefined.