


## 4-BIT SINGLE CHIP MICROCOMPUTER

**DESCRIPTION** The μPD7520 is a μCOM-75 4-bit single chip microcomputer with a Programmable Display Controller capable of directly driving a multiplexed 8-segment, 8-digit LED Display. It has a 768 x 8 ROM, a 48 x 4 RAM, and 24 I/O lines for communication with and control of external circuitry. The μPD7520 is manufactured with a low-power consumption PMOS process, allowing use of a single power supply between -6V and -10V. The μPD7520 executes 47 instructions of the μCOM-75 instruction set, and is available in a low-cost 28-pin plastic dual-in-line package.

- FEATURES**
- 768 x 8 Bit ROM
  - 48 x 4 Bit RAM
  - 20 μs Instruction Cycle Time, Typical
  - 47 Powerful Instructions
    - Table Look-Up Capability with LAMT Instruction
  - 2-Level Subroutine Stack
  - One 4-Bit Input Port
  - One 4-Bit I/O Port
  - One 2-Bit Output Port (Capable of Driving Piezo Element)
  - Programmable Display Controller
    - 6 LED Direct Digit Drive Outputs (8 Possible Using P4<sub>0,1</sub>)
    - 8 LED Direct Segment Drive Outputs
    - Selection of a 4, 5, 6, or 8-Digit Display Strobe Cycle
    - Can Directly Drive 8-Segment, Multiplexed Displays, or up to an 8 x 8 Dot Matrix
    - Automatic Synchronization of Segment and Digit Signals, Transparent to Program Execution
    - Segment Outputs also Function as Latched, 8-Bit Parallel Output Port
  - Built-In Clock Signal Generation Circuitry
  - Built-In Reset Circuitry
  - Single Power Supply, Variable from -6V to -10V
  - Low Power Consumption: 45 mW, Typical
  - P-Channel MOS Technology
  - 28-Pin Plastic Dip

6

### PIN CONFIGURATION



### PIN NAMES

S <sub>0</sub> – S <sub>7</sub>	Segment Drive Output Port S
T <sub>0</sub> – T <sub>5</sub>	Digit Drive Output Port T
P <sub>10</sub> – P <sub>13</sub>	Input Port 1
P <sub>30</sub> – P <sub>31</sub>	Output Port 3
P <sub>40</sub> – P <sub>43</sub>	Input/Output Port 4
CLK	Clock Input
RESET	Reset
V <sub>GG</sub>	Power Supply Negative
V <sub>SS</sub>	Ground


# DC CHARACTERISTICS

**μPD7520**

$T_a = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{GG} = -6\text{V}$  to  $-10\text{V}$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS		
		MIN	TYP	MAX				
Input Voltage High	$V_{IH}$			-2	V	Ports 1, 4, RESET	$V_{GG} = -9\text{V} \pm 1\text{V}$	
				-1.8			$V_{GG} = -6\text{V}$ to $-10\text{V}$	
Input Voltage Low	$V_{IL}$	$V_{GG}+1.5$			V	Ports 1, 4, RESET	$V_{GG} = -9\text{V} \pm 1\text{V}$	
		$V_{GG}+0.8$					$V_{GG} = -6\text{V}$ to $-10\text{V}$	
Clock Voltage High	$V_{\phi H}$			-0.8	V	CLK, External Clock		
Clock Voltage Low	$V_{\phi L}$	-5.0			V	CLK, External Clock		
Input Current High	$I_{IH}$	45		200	$\mu\text{A}$	Port 1, RESET	$V_I = 0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$	
		40		200			$V_I = 0\text{V}$ , $V_{GG} = -6\text{V}$ to $-10\text{V}$	
Input Leakage Current High	$I_{LIH}$			+5	$\mu\text{A}$	Port 4, $V_I = 0\text{V}$		
Input Leakage Current Low	$I_{LIL1}$			-5	$\mu\text{A}$	Port 1, RESET, $V_I = -10\text{V}$ , $V_{GG} = -10\text{V}$		
	$I_{LIL2}$			-5	$\mu\text{A}$	Port 4, $V_I = -10\text{V}$		
Clock Current High	$I_{\phi H}$			0.5	mA	CLK, External Clock, $V_{\phi H} = 0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$		
Clock Current Low	$I_{\phi L}$			-2.1	mA	CLK, External Clock, $V_{\phi L} = -5\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$		
Output Voltage Low	$V_{OL}$	$V_{GG}+0.5$			V	Port 3, No Load		
Output Current High	$I_{OH1}$	-1.0			mA	Port 3,	$V_O = -1.0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$	
		-0.6					$V_O = -1.0\text{V}$ , $V_{GG} = -6\text{V}$	
	$I_{OH2}$	-2.0			mA	Port 4,	$V_O = -1.0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$	
		-1.2					$V_O = -1.0\text{V}$ , $V_{GG} = -6\text{V}$	
	$I_{OH3}$	-5	-10		mA	Port S,	$V_O = -2.0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$	
		-3	-6				$V_O = -2.0\text{V}$ , $V_{GG} = -6\text{V}$	
		-1	-3				$V_O = -1.0\text{V}$ , $V_{GG} = -6\text{V}$ to $-10\text{V}$	
	$I_{OH4}$	-24	-48		mA	Port T,	$V_O = -2.0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$	
		-13	-27				$V_O = -1.0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$ ①	
		-9	-18				$V_O = -1.0\text{V}$ , $V_{GG} = -6\text{V}$	
	Output Current Low	$I_{OL1}$	1	2		mA	Port 3,	$V_O = V_{GG} + 1.5\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$ ①
			0.1	0.2				$V_O = V_{GG} + 3.5\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$
0.3			0.6		$V_O = -4.5\text{V}$ , $V_{GG} = -6\text{V}$ ①			
0.1			0.2		$V_O = -2.5\text{V}$ , $V_{GG} = -6\text{V}$			
$I_{OL2}$		4.5	9		mA	Port S,	$V_O = V_{GG} + 5.0\text{V}$ , $V_{GG} = -9\text{V} \pm 1\text{V}$	
		1	2				$V_O = V_{GG} + 3.5\text{V}$ , $V_{GG} = -6\text{V}$ to $-10\text{V}$	

Note: ① Current within 2.5 ms after turning to the low level ( $T_a = 25^\circ\text{C}$ ).



**Internal Registers**

The ALU, the Accumulator, and the Carry Flag together comprise the central portion of the μPD7520 architecture. The ALU performs the arithmetic and logical operations, and checks for various results. The Accumulator stores the results generated by the ALU, and acts as the major interface point between the RAM, the I/O ports, and the H and L registers. The Carry Flag can be addressed directly, and can be set during an addition.

**Data Pointer Registers**

The 2-bit H register and 4-bit L register are two registers which reside externally to the 48 x 4 bit RAM. They function as the Data Pointer, addressing the rows and columns of the RAM, respectively. They are individually accessible, and the L register can be automatically incremented or decremented.

**RAM**

The μPD7520 has a static 48 x 4 bit RAM organized into 3 rows by 16 columns. The RAM is used for general purpose data storage or data transfers, and is also used to store Display Data for access by the segment latch of the Display Controller.

**ROM**

The ROM is the mask-programmable portion of the μPD7520 which stores the application program. It is organized into a single 768 x 8 bit field. Execution of the program resident in the ROM is independent of field or page boundary limitations.

**Program Counter and Stack Register**

The Program Counter is a 10-bit register which contains the address of a particular instruction being executed. It is incremented during normal operation, but can be modified by various JUMP and CALL instructions. The Stack Register is a LIFO push-down stack register used to save the value of the Program Counter when a sub-routine is called. It is organized as 2 words x 10 bits to accommodate 2 levels of subroutine calls.

**FUNCTIONAL DESCRIPTION**

# μ PD7520


PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	$C_I$			15	pF	Port 1, RESET
Output Capacitance	$C_O$			20	pF	Ports 3, S, T,
Input/Output Capacitance	$C_{IO}$			20	pF	Port 4
Clock Capacitance	$C_\phi$			30	pF	CLK

## CAPACITANCE

$T_a = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{GG} = -6\text{V}$  to  $-10\text{V}$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Clock Frequency	$f_{osc}$	225	300	375	kHz	$R_f = 1\text{M}\Omega$ , $V_{GG} = -9\text{V} \pm 1\text{V}$ , $T_a = 25^\circ\text{C}$
		180	300	450	kHz	$R_f = 1\text{M}\Omega$ , $V_{GG} = -9\text{V} \pm 1\text{V}$
	$f_\phi$	100		330	kHz	
Clock Rise and Fall Times	$t_r, t_f$			2	$\mu\text{s}$	CLK, External Clock
Clock Pulse Width High	$t_{\phi W_H}$	1.5		3	$\mu\text{s}$	
Clock Pulse Width Low	$t_{\phi W_L}$	1.5		3	$\mu\text{s}$	

## AC CHARACTERISTICS



## CLOCK WAVEFORM

The NEC Microcomputers' NDS Development System is available for the development of software source code, editing, and assembly into object code. In addition, the ASM-75 Cross Assembler is available for systems supporting the ISIS-II (TM Intel Corp.) Operating System, and the CASM-75 Cross Assembler is available for systems supporting the CP/M (© Digital Research Corp.) Operating System.

## DEVELOPMENT TOOLS

The EVAKIT-7520 Evaluation Board is available for production device evaluation and prototype system debugging.

**Clock and Reset Circuitry**


The Clock Circuitry for the μPD7520 can be implemented by connecting a resistor from the CLK input to V<sub>GG</sub>. The Power-On-Reset Circuitry for the μPD7520 can be implemented by connecting a capacitor from the RESET input to V<sub>SS</sub>.

**I/O Capability**

The μPD7520 has 24 I/O lines for communication with and control of external circuitry. The Port configuration is selectable under software control via the Mode Select Register as follows:

Port 1	P10-3	4-Bit Schmidt Input
Port 2	P20-1	2-Bit Latched Output Option, Accessible through Port T (T4-5)
Port 3	P30-1	2-Bit Latched Output
Port 4	P40-3	4-Bit Input/Latched Output
Port S	S0-7	Latched 8-Bit Parallel/Segment Drive Output
Port T	T0-5	6-Bit High-Current/Digit Drive Output
	T6-7	Additional 2-Bit Digit Drive Output Option, Accessible through Port 4 (P40-1)

**DISPLAY CONTROLLER BLOCK DIAGRAM**



## μPD7520

The Display Controller is the major feature of the μPD7520. It automatically performs scan or display strobe operations which would otherwise require considerable software.

The Display Controller interfaces to a common-anode LED display without external components. Connections from the Display Controller to the display are made from Port S to the cathodes (segments), and from Port T to the anodes (digit enables). Up to 6 digits can be driven directly by the μPD7520 in this manner. A total of 8 digit drives are available by using the two digit drives accessible through Port 4<sub>0-1</sub>, and adding only two small driver transistors and four resistors externally. When Port T<sub>4-5</sub> is not used to drive a display, it may be used as a high current driver, accessible through Port 2<sub>0-1</sub>.

During operation, a 3-to-8 decoder selects which digit of a Display Buffer in the RAM will be multiplexed onto the display. The contents of the pair of RAM locations, corresponding to the digit chosen from the Display Buffer, are transferred to the 8 latched outputs of Port S, and the corresponding Port T digit drive is enabled. After 13 machine cycles have been completed, the digit drive is disabled, the decoder is updated to select the next digit of the Display Buffer to be multiplexed onto the display, and this cycle is repeated. Thus, the μPD7520 program needs only to load the properly decoded display data into the Display Buffer and it immediately appears on the display. Operation in this manner is completely transparent to the μPD7520, and requires no intervention once the proper display mode has been selected.

The use of a Mode Select Register enhances the utility of the Display Controller by allowing a choice of a 4, 5, 6, or 8 digit display strobe cycle output, or a direct latched output. A choice can also be made between one of the two possible Display Buffers, resident in either Row 0 or Row 2 of the RAM.

The Mode Select Register (MSR) is a separate 4-bit register of the Display Controller which determines the function that the Display Controller will perform. The value of the MSR can range from 0<sub>16</sub> to F<sub>16</sub>, and it can be modified by data in the Accumulator. This is accomplished by execution of the OPL (output-to-port) instruction, where L (the lower 4-bits of the data pointer) is set to the value B<sub>16</sub> in order to address the MSR. Execution of this instruction transfers the contents of the Accumulator into the MSR, and the Display Controller begins operating according to the following table:

M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	DISPLAY CONTROLLER OPERATION
0	0	0	0	Reset (S <sub>0-7</sub> : High level); (T <sub>0-5</sub> : OFF)
0	0	0	1	8-bit parallel output: S <sub>0-3</sub> ← (0EH); S <sub>4-7</sub> ← (0FH); (T <sub>0-3</sub> : OFF)
0	0	1	0	Not used
0	0	1	1	Not used
0	1	0	0	4-digit display (T <sub>0-3</sub> ); Segment data: 00H-07H
0	1	0	1	5-digit display (T <sub>0-4</sub> ); Segment data: 00H-09H
0	1	1	0	6-digit display (T <sub>0-5</sub> ); Segment data: 00H-0BH
0	1	1	1	8-digit display (T <sub>0-7</sub> ); Segment data: 00H-0FH
1	0	0	0	Not used
1	0	0	1	8-bit parallel output: S <sub>0-3</sub> ← (2EH); S <sub>4-7</sub> ← (2FH); (T <sub>0-3</sub> : OFF)
1	0	1	0	Not used
1	0	1	1	Not used
1	1	0	0	4-digit display (T <sub>0-3</sub> ); Segment data: 20H-27H
1	1	0	1	5-digit display (T <sub>0-4</sub> ); Segment data: 20H-29H
1	1	1	0	6-digit display (T <sub>0-5</sub> ); Segment data: 20H-2BH
1	1	1	1	8-digit display (T <sub>0-7</sub> ); Segment data: 20H-2FH

The MSB, M<sub>3</sub>, of the Mode Select Register defines the Row of RAM (0 or 2) to be used for the Display Buffer and M<sub>2</sub> distinguishes between a digit strobe cycle output, or a direct latched output.

## DISPLAY CONTROLLER

## MODE SELECT REGISTER

INSTRUCTION SET  
SYMBOL DEFINITIONS

The following abbreviations are used in the description of the μPD7520 instruction set:

SYMBOL	EXPLANATION AND USE
A	Accumulator
address	Immediate address
C	Carry Flag
data	Immediate data
D <sub>n</sub>	Bit "n" of immediate data or immediate address
H	Register H
HL	Register pair HL
L	Register L
P( )	Parallel Input/Output Port addressed by the value within the brackets
PC <sub>n</sub>	Bit "n" of Program Counter
S	Number of bytes in next instruction when Skip Condition occurs
STACK	Stack Register
( )	The contents of RAM addressed by the value within the brackets
[ ]	The contents of ROM addressed by the value within the brackets
←	Load, Store, or Transfer
↔	Exchange
—	Complement
∨	LOGICAL Exclusive-OR

INSTRUCTION SET

6

MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE							BYTES	CYCLES	SKIP CONDITION	
			D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>				D <sub>0</sub>
<b>LOAD</b>													
LAI data	A ← D <sub>3-0</sub>	Load A with 4 bits of Immediate data; execute succeeding LAI instructions as NOP instructions	0	0	0	1	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	1	String
LHI data	H ← D <sub>1-0</sub>	Load H with 2 bits of immediate data	0	0	1	0	1	0	D <sub>1</sub>	D <sub>0</sub>	1	1	
LHLI data	HL ← D <sub>4-0</sub>	Load HL with 5 bits of immediate data; execute succeeding LHLI instructions as NOP instructions	1	1	0	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	1	String
LAMT	A ← [PC <sub>9-6</sub> , 0, C, A] <sub>H</sub>  (HL) ← [PC <sub>9-6</sub> , 0, C, A] <sub>L</sub>	Load the upper 4 bits of ROM Table Data at address PC <sub>9-6</sub> , 0, C, A to A  Load the lower 4 bits of ROM Table Data at address PC <sub>9-6</sub> , 0, C, A to the RAM location addressed by HL	0	1	0	1	1	1	1	0	1	2	
L	A ← (HL)	Load A with the contents of RAM addressed by HL	0	1	0	1	0	0	1	0	1	1	
LIS	A ← (HL) L = L + 1 Skip if L = 0H	Load A with the contents of RAM addressed by HL; increment L; skip if L = 0H	0	1	0	1	0	0	0	1	1	1 + S	L = 0H
LDS	A ← (HL) L = L - 1 Skip if L = FH	Load A with the contents of RAM addressed by HL; decrement L; skip if L = FH	0	1	0	1	0	0	0	0	1	1 + S	L = FH
LADR address	A ← (D <sub>5-0</sub> )	Load A with the contents of RAM addressed by 6 bits of immediate data	0	0	1	1	1	0	0	0	2	2	
<b>STORE</b>													
ST	(HL) ← A	Store A into the RAM location addressed by HL	0	1	0	1	0	1	1	1	1	1	
STII data	(HL) ← D <sub>3-0</sub> L ← L + 1	Store 4 bits of immediate data into the RAM location addressed by HL; increment L	0	1	0	0	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	1	

MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								BYTES	CYCLES	SKIP CONDITION
			D7	D6	D5	D4	D3	D2	D1	D0			
<b>EXCHANGE</b>													
XAH	A <sub>1-0</sub> ↔ H <sub>1-0</sub> A <sub>3-2</sub> ↔ 00H	Exchange A with H	0	1	1	1	1	0	1	0	1	1	
XAL	A ↔ L	Exchange A with L	0	1	1	1	1	0	1	1	1	1	
X	A ↔ (HL)	Exchange A with the contents of RAM addressed by HL	0	1	0	1	0	1	1	0	1	1	
XIS	A ↔ (HL) L ← L + 1 Skip if L = 0H	Exchange A with the contents of RAM addressed by HL; increment L; skip if L = 0H	0	1	0	1	0	1	0	1	1	1 + S	L = 0H
XDS	A ↔ (HL) L ← L - 1 Skip if L = FH	Exchange A with the contents of RAM addressed by HL; decrement L; skip if L = FH	0	1	0	1	0	1	0	0	1	1 + S	L = FH
XADR address	A ↔ (D <sub>5-0</sub> )	Exchange A with the contents of RAM addressed by 6 bits of immediate data	0	0	1	1	1	0	0	1	2	2	
			0	0	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
<b>ARITHMETIC AND LOGICAL</b>													
AISC data	A ← A + D <sub>3-0</sub> Skip if overflow	Add 4 bits of immediate data to A; Skip if overflow is generated	0	0	0	0	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	1 + S	Overflow
ASC	A ← A + (HL) Skip if overflow	Add the contents of RAM addressed by HL to A; skip if overflow is generated	0	1	1	1	1	1	0	1	1	1 + S	Overflow
ACSC	A, C ← A + (HL) + C Skip if C = 1	Add the contents of RAM addressed by HL and the carry flag to A; skip if carry is generated	0	1	1	1	1	1	0	0	1	1 + S	C = 1
EXL	A ← A ∨ (HL)	Perform a LOGICAL Exclusive-OR operation between the contents of RAM addressed by HL and A; store the result in A	0	1	1	1	1	1	1	0	1	1	
<b>ACCUMULATOR AND CARRY FLAG</b>													
CMA	A ← $\bar{A}$	Complement A	0	1	1	1	1	1	1	1	1	1	
RC	C ← 0	Reset Carry Flag	0	1	1	1	1	0	0	0	1	1	
SC	C ← 1	Set Carry Flag	0	1	1	1	1	0	0	1	1	1	
<b>INCREMENT AND DECREMENT</b>													
ILS	L ← L + 1 Skip if L = 0H	Increment L; Skip if L = 0H	0	1	0	1	1	0	0	1	1	1 + S	L = 0H
IDRS address	(D <sub>5-0</sub> ) ← (D <sub>5-0</sub> ) + 1 Skip if (D <sub>5-0</sub> ) = 0H	Increment the contents of RAM addressed by 6 bits of immediate data; Skip if the contents = 0H	0	0	1	1	1	1	0	1	2	2 + S	(D <sub>5-0</sub> ) = 0H
			0	0	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
DLS	L ← L - 1 Skip if L = FH	Decrement L; Skip if L = FH	0	1	0	1	1	0	0	0	1	1 + S	L = FH
DDRS address	(D <sub>5-0</sub> ) ← (D <sub>5-0</sub> ) - 1 Skip if (D <sub>5-0</sub> ) = FH	Decrement the contents of RAM addressed by 6 bits of immediate data, skip if the contents = FH	0	0	1	1	1	1	0	0	2	2 + S	(D <sub>5-0</sub> ) = FH
			0	0	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
<b>BIT MANIPULATION</b>													
RMB data	(HL) <sub>bit</sub> ← 0	Reset a single bit (denoted by D <sub>1</sub> D <sub>0</sub> ) of the RAM location addressed by HL to zero	0	1	1	0	1	0	D <sub>1</sub>	D <sub>0</sub>	1	1	
SMB data	(HL) <sub>bit</sub> ← 1	Set a single bit (denoted by D <sub>1</sub> D <sub>0</sub> ) of the RAM location addressed by HL to one	0	1	1	0	1	1	D <sub>1</sub>	D <sub>0</sub>	1	1	
<b>JUMP, CALL, AND RETURN</b>													
JMP address	PC <sub>9-0</sub> ← D <sub>9-0</sub>	Jump to the address specified by 10 bits of immediate data	0	0	1	0	0	0	D <sub>9</sub>	D <sub>8</sub>	2	2	
			D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
JAM data	PC <sub>9-8</sub> ← D <sub>1-0</sub> PC <sub>7-4</sub> ← A PC <sub>3-0</sub> ← (HL)	Jump to the address specified by 2 bits of immediate data, A, and the RAM contents addressed by HL	0	0	1	1	1	1	1	1	2	2	
			0	0	0	1	0	0	D <sub>1</sub>	D <sub>0</sub>			
JCP address	PC <sub>5-0</sub> ← D <sub>5-0</sub>	Jump to the address specified by the higher-order bits PC <sub>9-6</sub> of the PC, and 6 bits of immediate data	1	0	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	1	



INSTRUCTION SET  
(CONT.)

MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								BYTES	CYCLES	SKIP CONDITION
			D7	D6	D5	D4	D3	D2	D1	D0			
CALL address	STACK ← PC + 2 PC <sub>9-0</sub> ← D <sub>9-0</sub>	Store a return address (PC + 2) in the stack; call the subroutine program at the location specified by 10 bits of immediate data	0	0	1	1	0	0	D <sub>9</sub>	D <sub>8</sub>	2	2	
CAL address	STACK ← PC + 1 PC <sub>9-0</sub> ← 01D <sub>4</sub> D <sub>3</sub> 000D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Store a return address (PC + 1) in the stack; call the subroutine program at one of the 32 special locations specified by 5 bits of immediate data	1	1	1	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1	1	
RT	PC ← STACK	Return from Subroutine	0	1	0	1	0	0	1	1	1	1	
RTS	PC ← STACK Skip unconditionally	Return from Subroutine; skip unconditionally	0	1	0	1	1	0	1	1	1	1 + S	Unconditional
<b>SKIP</b>													
SKC	Skip if C = 1	Skip if carry flag is true	0	1	0	1	1	0	1	0	1	1 + S	C = 1
SKMBT data	Skip if (HL) <sub>bit</sub> = 1	Skip if the single bit (denoted by D <sub>1</sub> D <sub>0</sub> ) of the RAM location addressed by HL is true	0	1	1	0	0	1	D <sub>1</sub>	D <sub>0</sub>	1	1 + S	(HL) <sub>bit</sub> = 1
SKMBF data	Skip if (HL) <sub>bit</sub> = 0	Skip if the single bit (denoted by D <sub>1</sub> D <sub>0</sub> ) of the RAM location addressed by HL is false	0	1	1	0	0	0	D <sub>1</sub>	D <sub>0</sub>	1	1 + S	(HL) <sub>bit</sub> = 0
SKABT data	Skip if A <sub>bit</sub> = 1	Skip if the single bit (denoted by D <sub>1</sub> D <sub>0</sub> ) of A is true	0	1	1	1	0	1	D <sub>1</sub>	D <sub>0</sub>	1	1 + S	A <sub>bit</sub> = 1
SKAEI data	Skip if A = data	Skip if A equals 4 bits of immediate data	0	0	1	1	1	1	1	1	2	2 + S	A = data
SKAEM	Skip if A = (HL)	Skip if A equals the RAM contents addressed by HL	0	1	0	1	1	1	1	1	1	1 + S	A = (HL)
<b>PARALLEL I/O</b>													
IPL	A ← P(L)	Input the Port addressed by L to A	0	1	1	1	0	0	0	0	1	1	
IP1	A ← P1	Input Port 1 to A	0	1	1	1	0	0	0	1	1	1	
OPL	P(L) ← A	Output A to the port addressed by L	0	1	1	1	0	0	1	0	1	1	
OP3	P3 ← A <sub>1-0</sub>	Output the lower 2 bits of A to Port 3	0	1	1	1	0	0	1	1	1	1	
<b>CPU CONTROL</b>													
NOP		Perform no operation; consume one machine cycle	0	0	0	0	0	0	0	0	1	1	

6

ABSOLUTE MAXIMUM RATINGS\*



Operating Temperature	-10° to +70°C
Storage Temperature	-40° to +125°C
Supply Voltage	-15 to +0.3 Volts
Input Voltage	-15 to +0.3 Volts
Output Voltage	-15 to +0.3 Volts
Output Current (I <sub>OH</sub> Total)	-100 mA
(I <sub>OL</sub> Total)	90 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

# μ PD7520

## PACKAGE OUTLINE μPD7520C



### PLASTIC

ITEM	MILLIMETERS	INCHES
A	38.0 MAX.	1.496 MAX.
B	2.49	0.098
C	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
H	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
K	15.24	0.6
L	13.2	0.52
M	0.25 <sup>+0.10</sup> <sub>0.05</sub>	0.01 <sup>+0.004</sup> <sub>0.002</sub>