

# MOS INTEGRATED CIRCUIT

## $\mu$ PD780851(A), 780852(A)

### 8-BIT SINGLE-CHIP MICROCONTROLLERS

The  $\mu$ PD780851(A) and 780852(A) are products of the  $\mu$ PD780852 Subseries in the 78K/0 Series.

The  $\mu$ PD780851(A) and 780852(A) include a meter controller/driver, sound generator, LCD controller/driver, 8-bit resolution A/D converter, timer, serial interface, interrupt function, and various other peripheral hardware.

A flash memory version, the  $\mu$ PD78F0852, which can operate in the same power supply voltage range as the mask ROM version, and various development tools are also available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

$\mu$ PD780852 Subseries User's Manual: U14581E

78K/0 Series User's Manual - Instruction: U12326E

#### FEATURES

- Meter controller/driver: 16 PWM outputs (8-bit resolution)
- Sound generator: 1 channel
- Internal ROM and RAM

Part Number	Item	Program Memory (Internal ROM)	Data Memory		
			Internal High-Speed RAM	Internal Expansion RAM	LCD Display RAM
$\mu$ PD780851(A)		32 KB	1024 bytes	512 bytes	20 × 4 bits
$\mu$ PD780852(A)		40 KB			

- Minimum instruction execution time can be changed from high-speed (0.24  $\mu$ s) to low-speed (3.81  $\mu$ s)
- I/O ports: 56 (Including segment signal output alternate function pins)
- 8-bit resolution A/D converter: 5 channels
- Serial interface: 3 channels
- Timer: 6 channels
- Supply voltage:  $V_{DD} = 4.0$  to 5.5 V

#### APPLICATIONS

Automobile meter (dashboard) control

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

**ORDERING INFORMATION**


Part Number	Package	Quality Grade
$\mu$ PD780851GC(A)-xxx-8BT	80-pin plastic QFP (14 × 14)	Special
$\mu$ PD780852GC(A)-xxx-8BT	80-pin plastic QFP (14 × 14)	Special

**Remark** xxx indicates ROM code suffix.


**For the details of the quality grades on the devices and their applications, refer to Quality Grades on NEC Semiconductor Devices (C11531E) published by NEC Corporation.**

78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.



Y subseries products are compatible with I<sup>2</sup>C bus.



**Remark** VFD (Vacuum Fluorescent Display) is referred to as FIP™ (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

The major functional differences among the subseries are listed below.

Subseries Name	Function	ROM Capacity	Timer				8-Bit A/D	10-Bit A/D	8-Bit D/A	Serial Interface	I/O	V <sub>DD</sub> MIN. Value	External Expansion
			8-Bit	16-Bit	Watch	WDT							
Control	μPD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√
	μPD78078	48 K to 60 K									61	2.7 V	
	μPD78070A	-											
	μPD780058	24 K to 60 K	2 ch	3 ch (time-division UART: 1 ch)	68	1.8 V							
	μPD78058F	48 K to 60 K					69	2.7 V					
	μPD78054	16 K to 60 K							2.0 V				
	μPD780065	40 K to 48 K					60	2.7 V					
	μPD780078	48 K to 60 K							-	8 ch	52	1.8 V	
	μPD780034A	8 K to 32 K					2 ch	51					
	μPD780024A	8 K to 32 K					1 ch		8 ch	-			
	μPD78014H						8 K to 60 K	-			-	53	
	μPD78018F	8 K to 16 K							-	-			
μPD78083	1 ch (UART: 1 ch)												
Inverter control	μPD780988	16 K to 60 K					3 ch	Note	-	1 ch	-	8 ch	-
VFD drive	μPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	2 ch	74	2.7 V	-
	μPD780232	16 K to 24 K	3 ch	-	-	4 ch	40	4.5 V					
	μPD78044H	32 K to 48 K	2 ch	1 ch	1 ch	8 ch	1 ch	68	2.7 V				
	μPD78044F	16 K to 40 K	2 ch	2 ch									
LCD drive	μPD780338	48 K to 60 K	3 ch	2 ch	1 ch	1 ch	-	10 ch	1 ch	2 ch (UART: 1 ch)	54	1.8 V	-
	μPD780328	48 K to 60 K									62		
	μPD780318	48 K to 60 K											
	μPD780308	48 K to 60 K	2 ch	1 ch	8 ch	-	-	3 ch (time-division UART: 1 ch)	57	2.0 V			
	μPD78064B	32 K									2 ch (UART: 1 ch)		
	μPD78064	16 K to 32 K											
Bus interface supported	μPD780948	60 K									2 ch	2 ch	1 ch
	μPD78098B	40 K to 60 K	1 ch	2 ch	69	2.7 V	-						
	μPD780816	32 K to 60 K	2 ch	12 ch	-	2 ch (UART: 1 ch)	46	4.0 V					
Meter control	μPD780958	48 K to 60 K	4 ch	2 ch	-	1 ch	-	-	-	2 ch (UART: 1 ch)	69	2.2 V	-
Dash-board control	μPD780852	32 K to 40 K	3 ch	1 ch	1 ch	1 ch	5 ch	-	-	3 ch (UART: 1 ch)	56	4.0 V	-
	μPD780828B	32 K to 60 K									59		

**Note** 16-bit timer: 2 channels  
10-bit timer: 1 channel

OVERVIEW OF FUNCTIONS

Part Number		μPD780851(A)	μPD780852(A)								
Item											
Internal memory	ROM	32 KB	40 KB								
	High-speed RAM	1024 bytes									
	Expansion RAM	512 bytes									
	LCD display RAM	20 × 4 bits									
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)									
Minimum instruction execution time		On-chip minimum instruction execution time variable function 0.24 μs/0.48 μs/0.95 μs/1.91 μs/3.81 μs (@ 8.38 MHz operation)									
Instruction set		<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulation (set, reset, test, Boolean operation)</li> <li>• BCD adjust, etc.</li> </ul>									
I/O ports (segment signal output alternate function pins included)		<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="border-bottom: 1px solid black;">Total:</td> <td style="text-align: right; border-bottom: 1px solid black;">56</td> </tr> <tr> <td>• CMOS input:</td> <td style="text-align: right;">5</td> </tr> <tr> <td>• CMOS output:</td> <td style="text-align: right;">16</td> </tr> <tr> <td>• CMOS I/O:</td> <td style="text-align: right;">35</td> </tr> </table>		Total:	56	• CMOS input:	5	• CMOS output:	16	• CMOS I/O:	35
Total:	56										
• CMOS input:	5										
• CMOS output:	16										
• CMOS I/O:	35										
A/D converter		<ul style="list-style-type: none"> <li>• 8-bit resolution × 5 channels</li> <li>• Power-fail detection function</li> </ul>									
LCD controller/driver		<ul style="list-style-type: none"> <li>• Segment signal outputs: Max. 20</li> <li>• Common signal outputs: Max. 4</li> <li>• Bias: 1/3 bias only</li> </ul>									
Serial interface		<ul style="list-style-type: none"> <li>• 3-wire serial I/O mode: 2 channels</li> <li>• UART mode: 1 channel</li> </ul>									
Timers		<ul style="list-style-type: none"> <li>• 16-bit timer: 1 channel</li> <li>• 8-bit timer: 1 channel</li> <li>• 8-bit timer/event counter: 2 channels</li> <li>• Watch timer: 1 channel</li> <li>• Watchdog timer: 1 channel</li> </ul>									
Timer outputs		2 (capable of 8-bit PWM output: 2)									
Meter controller/driver		PWM output (8-bit resolution): 16 Pulse width setting of 8 + 1-bit precision is enabled by a 1-bit addition function									
Sound generator		1 channel									
Clock output		65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.04 MHz, 2.09 MHz, 4.19 MHz, 8.38 MHz (@ 8.38 MHz operation with main system clock)									
Vectored interrupt sources	Maskable	Internal: 16, External: 3									
	Non-maskable	Internal: 1									
	Software	1									
Supply voltage		V <sub>DD</sub> = SMV <sub>DD</sub> = 4.0 to 5.5 V									
Operating ambient temperature		T <sub>A</sub> = -40 to + 85°C									
Package		80-pin plastic QFP (14 × 14 mm)									

**CONTENTS**

**1. PIN CONFIGURATION (TOP VIEW) ..... 7**

**2. BLOCK DIAGRAM..... 9**

**3. PIN FUNCTIONS..... 10**

    3.1 Port Pins ..... 10

    3.2 Non-Port Pins ..... 11

    3.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 12

**4. MEMORY SPACE ..... 15**

**5. PERIPHERAL HARDWARE FUNCTION FEATURES ..... 17**

    5.1 Ports ..... 17

    5.2 Clock Generator ..... 18

    5.3 Timer/Event Counter ..... 18

    5.4 Clock Output Controller ..... 21

    5.5 A/D Converter ..... 22

    5.6 Serial Interface ..... 23

    5.7 LCD Controller/Driver ..... 24

    5.8 Sound Generator ..... 25

    5.9 Meter Controller/Driver ..... 25

**6. INTERRUPT FUNCTION ..... 26**

**7. STANDBY FUNCTION..... 29**

**8. RESET FUNCTION ..... 29**

**9. INSTRUCTION SET ..... 30**

**10. ELECTRICAL SPECIFICATIONS ..... 32**

**11. PACKAGE DRAWING ..... 43**

**12. RECOMMENDED SOLDERING CONDITIONS..... 44**


**APPENDIX A. DEVELOPMENT TOOLS ..... 45**

**APPENDIX B. RELATED DOCUMENTS..... 47**

1. PIN CONFIGURATION (TOP VIEW)

- 80-pin plastic QFP (14 × 14)

μPD780851GC(A)-xxx-8BT, 780852GC(A)-xxx-8BT




- Cautions**
1. Connect the IC (Internally Connected) pin directly to VSS0 or VSS1.
  2. Connect the AVss pin to VSS0.
  3. Connect the AVREF pin to VDD0.

**Remark** When the μPD780851(A) and 780852(A) are used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as connecting VSS0 and VSS1 to different ground lines, is recommended.

ANI0 to ANI4:	Analog Input	S0 to S19:	Segment Output
AVREF:	Analog Reference Voltage	SCK2, SCK3:	Serial Clock
AVSS:	Analog Ground	SGO:	Sound Generator Output
COM0 to COM3:	Common Output	SI2, SI3:	Serial Input
IC:	Internally Connected	SM11 to SM14, SM21 to SM24, SM31 to SM34,	
INTP0 to INTP2:	External Interrupt Input	SM41 to SM44:	Meter Output
P00 to P07:	Port 0	SMVDD:	Meter Controller Power Supply
P10 to P14:	Port 1	SMVSS:	Meter Controller Ground
P20 to P27:	Port 2	SO2, SO3:	Serial Output
P30 to P37:	Port 3	TI00 to TI02:	Timer Output
P40 to P44:	Port 4	TIO2, TIO3:	Timer Output/Event Counter Input
P50 to P54:	Port 5	TPO:	Prescaler Output
P60, P61:	Port 6	TxD:	Transmit Data
P81 to P87:	Port 8	VDD0:	Power Supply
P90 to P97:	Port 9	VLCD:	LCD Power Supply
PCL:	Programmable Clock Output	VROUT:	Power Supply Regulator Output
RESET:	Reset	VSS0, VSS1:	Ground
RxD:	Receive Data	X1, X2:	Crystal (Main System Clock)



2. BLOCK DIAGRAM



3. PIN FUNCTIONS

3.1 Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P02	I/O	Port 0	Input	INTP0 to INTP2
P03		8-bit I/O port		$\overline{\text{SCK2}}$
P04		Input/output can be specified in 1-bit units.		SO2
P05		Use of an on-chip pull-up resistor can be specified by means of software.		SI2
P06, P07		—		
P10 to P14	Input	Port 1 5-bit input-only port	Input	ANI0 to ANI4
P20 to P23	Output	Port 2	Hi-Z	SM11 to SM14
P24 to P27		8-bit output-only port		SM21 to SM24
P30 to P33	Output	Port 3	Hi-Z	SM31 to SM34
P34 to P37		8-bit output-only port		SM41 to SM44
P40 to P42	I/O	Port 4	Input	TI00 to TI02
P43, P44		5-bit I/O port Input/output can be specified in 1-bit units.		TIO2, TIO3
P50	I/O	Port 5	Input	$\overline{\text{SCK3}}$
P51		5-bit I/O port		SO3
P52		Input/output can be specified in 1-bit units.		SI3
P53				RxD
P54				TxD
P60	I/O	Port 6	Input	PCL/TPO
P61		2-bit I/O port Input/output can be specified in 1-bit units.		SGO
P81 to P87	I/O	Port 8 7-bit I/O port Input/output can be specified in 1-bit units. The I/O port/segment output function can be specified in 2-bit units by means of the LCD display control register (LCDC).	Input	S19 to S13
P90 to P97	I/O	Port 9 8-bit I/O port Input/output can be specified in 1-bit units. The I/O port/segment output function can be specified in 2-bit units by means of the LCD display control register (LCDC).	Input	S12 to S5

3.2 Non-Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0 to INTP2	Input	External interrupt request input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input	P00 to P02
SI2	Input	Serial interface SIO2 serial data input	Input	P05
SO2	Output	Serial interface SIO2 serial data output	Input	P04
SCK2	I/O	Serial interface SIO2 serial clock input/output	Input	P03
SI3	Input	Serial interface SIO3 serial data input	Input	P52
SO3	Output	Serial interface SIO3 serial data output	Input	P51
SCK3	I/O	Serial interface SIO3 serial clock input/output	Input	P50
RxD	Input	Serial data input for asynchronous serial interface	Input	P53
TxD	Output	Serial data output for asynchronous serial interface	Input	P54
TI00	Input	Capture trigger signal input to capture register (CR00)	Input	P40
TI01		Capture trigger signal input to capture register (CR01)		P41
TI02		Capture trigger signal input to capture register (CR02)		P42
TI02	I/O	8-bit timer (TM2) I/O (also used for 8-bit PWM output)	Input	P43
TI03		8-bit timer (TM3) I/O (also used for 8-bit PWM output)		P44
TPO	Output	16-bit timer (TM0) prescaler signal output	Input	PCL/P60
PCL	Output	Clock output (for trimming of main system clock)	Input	TPO/P60
SGO	Output	Sound generator signal output	Input	P61
S0 to S4	Output	LCD controller/driver segment signal output	Output	–
S5 to S12			Input	P97 to P90
S13 to S19			Input	P87 to P81
COM0 to COM3	Output	LCD controller/driver common signal output	Output	–
V <sub>LCD</sub>	–	Power supply for LCD drive	–	–
SM11 to SM14	Output	Meter control signal output	Hi-Z	P20 to P23
SM21 to SM24				P24 to P27
SM31 to SM34				P30 to P33
SM41 to SM44				P34 to P37
ANI0 to ANI4	Input	A/D converter analog input	Input	P10 to P14
AV <sub>REF</sub>	Input	A/D converter reference voltage input (also used for analog power supply)	–	–
AV <sub>SS</sub>	–	A/D converter ground potential. Connect to V <sub>SS0</sub> .	–	–
RESET	Input	System reset input	–	–
X1	Input	Connecting crystal resonator for main system clock oscillation	–	–
X2	–		–	–
SMV <sub>DD</sub>	–	Meter controller/driver power supply	–	–
SMV <sub>SS</sub>	–	Meter controller/driver ground potential	–	–
V <sub>DD0</sub>	–	Port block positive power supply	–	–
V <sub>SS0</sub>	–	Port block ground potential	–	–
V <sub>ROUT</sub>	–	Regulator output pin for positive power supply other than port block. Connect to V <sub>SS0</sub> or V <sub>SS1</sub> via a 0.1 μF capacitor.	–	–
V <sub>SS1</sub>	–	Ground potential (other than port block)	–	–
IC	–	Internally connected. Connect directly to V <sub>SS0</sub> or V <sub>SS1</sub> .	–	–

3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, refer to Figure 3-1.

Table 3-1. Types of Pin Input/Output Circuits

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins		
P00/INTP0 to P02/INTP2	8-A	I/O	Independently connect to V <sub>SS0</sub> via a resistor.		
P03/SCK2					
P04/SO2					
P05/SI2					
P06, P07					
P10/ANI0 to P14/ANI4	9	Input	Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.		
P20/SM11 to P23/SM14	4	Output	Leave open.		
P24/SM21 to P27/SM24					
P30/SM31 to P33/SM34					
P34/SM41 to P37/SM44					
P40/TIO0 to P42/TIO2	8	I/O	Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.		
P43/TIO2					
P44/TIO3					
P50/SCK3					
P51/SO3	5	I/O	Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.		
P52/SI3	8				
P53/RxD	5				
P54/TxD					
P60/PCL/TPO					
P61/SGO					
P81/S19 to P87/S13	17-G			I/O	Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.
P90/S12 to P97/S5					
S0 to S4	17			Output	Leave open.
COM0 to COM3	18				
V <sub>LCD</sub>	–	–	–		
RESET	2	Input	–		
SMV <sub>DD</sub>	–	–	Connect to V <sub>DD0</sub> .		
SMV <sub>SS</sub>			Connect to V <sub>SS0</sub> .		
AV <sub>REF</sub>			Connect to V <sub>DD0</sub> .		
AV <sub>SS</sub>			Connect to V <sub>SS0</sub> .		
IC			Connect directly to V <sub>SS0</sub> or V <sub>SS1</sub> .		

Figure 3-1. Pin Input/Output Circuits (1/2)





Figure 3-1. Pin Input/Output Circuits (2/2)



4. MEMORY SPACE

Figures 4-1 and 4-2 show the memory maps of the μPD780851(A) and 780852(A).

Figure 4-1. Memory Map (μPD780851(A))





Figure 4-2. Memory Map (μPD780852(A))





**5. PERIPHERAL HARDWARE FUNCTION FEATURES**

**5.1 Ports**

The following three types of I/O ports are available.

- CMOS input (Port 1): 5
  - CMOS output (Ports 2 and 3): 16
  - CMOS I/O (Ports 0, 4 to 6, 8, and 9): 35
- 
- Total: 56

**Table 5-1. Port Functions**


Port Name	Pin Name	Function
Port 0	P00 to P07	I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by means of software.
Port 1	P10 to P14	Input-only port.
Port 2	P20 to P27	Output-only port.
Port 3	P30 to P37	Output-only port.
Port 4	P40 to P44	I/O port. Input/output can be specified in 1-bit units.
Port 5	P50 to P54	I/O port. Input/output can be specified in 1-bit units.
Port 6	P60, P61	I/O port. Input/output can be specified in 1-bit units.
Port 8	P81 to P87	I/O port. Input/output can be specified in 1-bit units. The I/O port/segment signal output function can be specified in 2-bit units by means of the LCD display control register (LCDC).
Port 9	P90 to P97	I/O port. Input/output can be specified in 1-bit units. The I/O port/segment signal output function can be specified in 2-bit units by means of the LCD display control register (LCDC).

**5.2 Clock Generator**

A main system clock generator is incorporated.  
 The minimum instruction execution time can be changed.

- 0.24  $\mu$ s/0.48  $\mu$ s/0.95  $\mu$ s/1.91  $\mu$ s/3.81  $\mu$ s (@ 8.38 MHz operation)

**Figure 5-1. Clock Generator Block Diagram**



**5.3 Timer/Event Counter**

Six timer/event counter channels are incorporated.

- 16-bit timer: 1 channel
- 8-bit timer: 1 channel
- 8-bit timer/event counter: 2 channels
- Watch timer: 1 channel
- Watchdog timer: 1 channel

**Table 5-2. Operations of Timer/Event Counters**

		16-Bit Timer TM0	8-Bit Timer TM1	8-Bit Timer/Event Counters TM2, TM3	Watch Timer	Watchdog Timer
Operation mode	Interval timer	–	1 channel	2 channels	1 channel	1 channel
	External event counter	–	–	2 channels	–	–
Function	Timer output	–	–	2 outputs	–	–
	PWM output	–	–	2 outputs	–	–
	Pulse width measurement	3 inputs	–	–	–	–
	Square wave output	–	–	2 outputs	–	–
	Division output	1 output	–	–	–	–
	Interrupt requests	4	1	2	2	1

Figure 5-2. Block Diagram of 16-Bit Timer 0 TM0




Figure 5-3. Block Diagram of 8-Bit Timer 1 TM1




Figure 5-4. Block Diagram of 8-Bit Timer/Event Counter 2 TM2




Figure 5-5. Block Diagram of 8-Bit Timer/Event Counter 3 TM3




Figure 5-6. Watch Timer Block Diagram





Figure 5-7. Watchdog Timer Block Diagram




5.4 Clock Output Controller

Clocks with the following frequencies can be output as clock output.

- 65.5 kHz/131 kHz/262 kHz/524 kHz/1.04 MHz/2.09 MHz/4.19 MHz/8.38 MHz (@ 8.38 MHz operation with main system clock)

Figure 5-8. Block Diagram of Clock Output Controller



5.5 A/D Converter

An A/D converter consisting of five 8-bit resolution channels is incorporated. The following two types of functions are available.

- 8-bit resolution A/D conversion
- Power-fail detection function

Figure 5-9. A/D Converter Block Diagram





Figure 5-10. Block Diagram of Power-Fail Detection Function



5.6 Serial Interface

Three serial interface channels are incorporated.

- Serial interface UART
- Serial interface SIO2
- Serial interface SIO3

Figure 5-11. Block Diagram of Serial Interface UART




Figure 5-12. Block Diagram of Serial Interface SIO2





Figure 5-13. Block Diagram of Serial Interface SIO3




**5.7 LCD Controller/Driver**

An LCD controller/driver with following functions is incorporated.

- Display mode: 1/4 duty (1/3 bias)
- 15 of the segment signal outputs can be switched to I/O ports in 2-output units (P81/S19 to P87/S13 and P90/S12 to P97/S5).

Figure 5-14. LCD Controller/Driver Block Diagram





**5.8 Sound Generator**


The sound generator is a function for generating a buzzer sound by externally connecting a speaker. The following signal is output from the sound generator.

- Basic cycle output signal

This is a buzzer output signal of variable frequency. Signals of 0.12 to 4.0 kHz (when  $f_x = 8.38$  MHz) can be output by setting bits 0 to 2 (SGCL0 to SGCL2) of the sound generator control register (SGCR).

The basic cycle output signal can be used to change the amplitude of the 7-bit resolution PWM signal for variable amplitude, enabling the dynamics of the buzzer sound to be expressed.

**Figure 5-15. Sound Generator Block Diagram**




**5.9 Meter Controller/Driver**

The meter controller/driver is a function for driving an externally connected stepper motor or cross-coil for meter control.

- 8-bit precision pulse width can be set
- 8 + 1-bit precision pulse width can be set using a 1-bit addition function
- Up to four 360°-type meters can be driven

**Figure 5-16. Meter Controller/Driver Block Diagram**



**Remark** n = 1 to 4

6. INTERRUPT FUNCTION

A total of 21 interrupt sources are provided, divided into the following three types.

- Non-maskable interrupts: 1
- Maskable interrupts: 19
- Software interrupts: 1

Table 6-1. Interrupt Source List


Interrupt Type	Default Priority <sup>Note 1</sup>	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration <sup>Note 2</sup>	
		Name	Trigger				
Non-maskable	–	INTWDT	Watchdog timer overflow (with non-maskable interrupt selected)	Internal	0004H	(A)	
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer selected)		External	0006H	(B)
	1	INTAD	End of A/D conversion				
	2	INTOVF	16-bit timer overflow				
	3	INTTM00	TI00 valid edge detection	000AH		(C)	
	4	INTTM01	TI01 valid edge detection	000CH			
	5	INTTM02	TI02 valid edge detection	000EH			
	6	INTP0	Pin input edge detection	0010H		(D)	
	7	INTP1		0012H			
	8	INTP2		0014H			
	9	INTCSI3	End of serial interface SIO3 transfer	Internal		0016H	(B)
	10	INTSER	Occurrence of serial interface UART reception error			0018H	
	11	INTSR	End of serial interface UART reception			001AH	
	12	INTST	End of serial interface UART transmission			001CH	
	13	INTTM1	Generation of matching signal of 8-bit timer register and capture register (CR1)			001EH	
	14	INTTM2	Generation of matching signal of 8-bit timer register and capture register (CR2)			0020H	
	15	INTTM3	Generation of matching signal of 8-bit timer register and capture register (CR3)			0022H	
	16	INTCSI2	End of serial interface SIO2 transfer			0024H	
	17	INTWTI	Watch timer overflow			0026H	
18	INTWT	Reference time interval signal of watch timer	0028H				
Software	–	BRK	Execution of BRK instruction	–	003EH	(E)	

**Notes 1.** Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest priority and 18 is the lowest.


**2.** Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) Internal maskable interrupt (16-bit timer capture input)






Figure 6-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (except 16-bit timer capture input)



(E) Software interrupt




- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag

**7. STANDBY FUNCTION**

The following two types of standby function are available for further reduction of system current consumption.

- HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operating mode.
- STOP mode: In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, resulting in extremely small power consumption.

**Figure 7-1. Standby Function**



**8. RESET FUNCTION**

The following two reset methods are available.

- External reset by  $\overline{\text{RESET}}$  signal input
- Internal reset by watchdog timer runaway time detection

9. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	A	r <sup>Note</sup>	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+ Byte] [HL + B] [HL + C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
X													MULU
C													DIVUW

Note Except r = A

**(2) 16-bit instructions**

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand 1st Operand	# word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

**Note** Only when rp = BC, DE, HL

**(3) Bit manipulation instructions**

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand 1st Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

**(4) Call instructions/branch instructions**

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC, BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

**(5) Other instructions**

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.3 to +6.5	V
	AV <sub>REF</sub>		-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>SS</sub>		-0.3 to +0.3	V
	SMV <sub>DD</sub>	SMV <sub>DD</sub> = V <sub>DD</sub>	-0.3 to +6.5	V
	SMV <sub>SS</sub>		-0.3 to +0.3	V
Input voltage	V <sub>I</sub>		-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>O1</sub>	P00 to P07, P40 to P44, P50 to P54, P60, P61, P81 to P87, P90 to P97, RESET	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>O2</sub>	P20 to P27, P30 to P37	-0.5 to SMV <sub>DD</sub> + 0.7	V
Analog input voltage	V <sub>AN</sub>	P10 to P14      Analog input pin	AV <sub>SS</sub> - 0.3 to AV <sub>REF</sub> + 0.3	V
Output current, high	I <sub>OH</sub>	Per pin (P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97)	-10	mA
		Total for P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97	-15	mA
		P61	-30	mA
		Per pin (P20 to P27)	-45	mA
		Total for P20 to P27	-135	mA
		Per pin (P30 to P37)	-45	mA
		Total for P30 to P37	-135	mA
Output current, low	I <sub>OL</sub>	Per pin (P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97)	20	mA
		Total for P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97	50	mA
		P61	30	mA
		Per pin (P20 to P27)	45	mA
		Total for P20 to P27	135	mA
		Per pin (P30 to P37)	45	mA
		Total for P30 to P37	135	mA
Operating ambient temperature	T <sub>A</sub>		-40 to +85	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz				15	pF
I/O capacitance	C <sub>IO</sub>	Unmeasured pins returned to 0 V.				15	pF
Output capacitance	C <sub>OUT</sub>	f = 1 MHz	P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97			15	pF
	C <sub>SM</sub>	Unmeasured pins returned to 0 V.	P20 to P27, P30 to P37, P61			40	pF

Main System Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions		MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>	V <sub>DD</sub> = Oscillation voltage range	OSCM = 00H	4.0		8.38	MHz
				OSCM = 80H	4.0		4.19	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> reaches oscillation voltage range MIN.				4	ms
Crystal resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>	V <sub>DD</sub> = Oscillation voltage range	OSCM = 00H	4.0		8.38	MHz
				OSCM = 80H	4.0		4.19	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> reaches oscillation voltage range MIN.				10	ms

Notes 1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

**Caution** When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V<sub>SS</sub>.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

★ Recommended Oscillator Constant

Main system clock: Ceramic resonator (−40 to +85°C)

8.38 MHz oscillation mode (OSCM = 00H)

Manufacturer	Part Number	Frequency (MHz)	Recommended Circuit Constant		Oscillation Voltage Range		Remarks
			C1 (pF) <sup>Note</sup>	C2 (pF) <sup>Note</sup>	MIN. (V)	MAX. (V)	
Murata Mfg. Co., Ltd	CSTLS4M00G56A-B0	4.0	47	47	4.0	5.5	On-chip capacitor
	CSTCR4M00G55A-R0	4.0	39	39			
	CSTLS4M19G56A-B0	4.194	47	47			
	CSTCR4M19G55A-R0	4.194	39	39			
	CSTLS5M00G53A-B0	5.0	15	15			
	CSTCR5M00G53A-R0	5.0	15	15			
	CSTLS8M00G53A-B0	8.0	15	15			
	CSTCC8M00G53A-R0	8.0	15	15			
	CSTLS8M38G53A-B0	8.388	15	15			
	CSTCC8M38G53A-R0	8.388	15	15			

**Note** Indicates the capacitance of the on-chip capacitor.

4.19 MHz oscillation mode (OSCM = 80H)

Manufacturer	Part Number	Frequency (MHz)	Recommended Circuit Constant		Oscillation Voltage Range		Remarks
			C1 (pF) <sup>Note</sup>	C2 (pF) <sup>Note</sup>	MIN. (V)	MAX. (V)	
Murata Mfg. Co., Ltd	CSTLS4M00G53A-B0	4.0	15	15	4.0	5.5	On-chip capacitor
	CSTCR4M00G53A-R0	4.0	15	15			
	CSTLS4M19G53A-B0	4.194	15	15			
	CSTCR4M19G53A-R0	4.194	15	15			

**Note** Indicates the capacitance of the on-chip capacitor.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, high	I <sub>OH1</sub>	P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97	Per pin			-5	mA
			Total			-10	mA
Output current, low	I <sub>OL1</sub>	P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97	Per pin			10	mA
			Total			20	mA
Input voltage, high	V <sub>IH1</sub>	P10 to P14, P51, P54, P60, P61, P81 to P87, P90 to P97	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH2</sub>	P00 to P07, P40 to P44, P50, P52, P53	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH3</sub>	RESET	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
Input voltage, low	V <sub>IL1</sub>	P10 to P14, P51, P54, P60, P61, P81 to P87, P90 to P97	0		0.3V <sub>DD</sub>	V	
	V <sub>IL2</sub>	P00 to P07, P40 to P44, P50, P52, P53	0		0.3V <sub>DD</sub>	V	
	V <sub>IL3</sub>	RESET	0		0.2V <sub>DD</sub>	V	
Output voltage, high	V <sub>OH1</sub>	P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 1.0		V <sub>DD</sub>	V
			I <sub>OH</sub> = -27 mA (T <sub>A</sub> = 85°C) I <sub>OH</sub> = -30 mA (T <sub>A</sub> = 25°C) I <sub>OH</sub> = -40 mA (T <sub>A</sub> = -40°C)	V <sub>DD</sub> - 0.5		V <sub>DD</sub> - 0.07	V
	V <sub>DD</sub> - 0.5			V <sub>DD</sub> - 0.07	V		
	V <sub>OH3</sub>	P61	I <sub>OH</sub> = -20 mA	V <sub>DD</sub> - 0.5			V
Output voltage, low	V <sub>OL1</sub>	P00 to P07, P40 to P44, P50 to P54, P60, P81 to P87, P90 to P97	I <sub>OL</sub> = 1.6 mA			0.4	V
			I <sub>OL</sub> = 27 mA (T <sub>A</sub> = 85°C) I <sub>OL</sub> = 30 mA (T <sub>A</sub> = 25°C) I <sub>OL</sub> = 40 mA (T <sub>A</sub> = -40°C)	0.07		0.5	V
	0.07			0.5	V		
	V <sub>OL3</sub>	P61	I <sub>OL</sub> = 20 mA			0.5	V
Input leakage current, high	I <sub>LIH1</sub>	P00 to P07, P10 to P14, P40 to P44, P50 to P54, P60, P61, P81 to P87, P90 to P97	V <sub>IN</sub> = V <sub>DD</sub>			3	μA
Input leakage current, low	I <sub>LIL1</sub>	P00 to P07, P10 to P14, P40 to P44, P50 to P54, P60, P61, P81 to P87, P90 to P97	V <sub>IN</sub> = 0 V			-3	μA
Output leakage current, high	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub>				3	μA
Output leakage current, low	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V				-3	μA
Software pull-up resistor	R	V <sub>IN</sub> = 0 V, P00 to P07	10	30	100	kΩ	

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

**DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
★ Power supply current <sup>Note 1</sup>	I <sub>DD1</sub>	8.38 MHz oscillation operating mode <sup>Note 2</sup>		7	21	mA
		4.19 MHz oscillation operating mode <sup>Note 2, 3</sup>		3.5	10.5	mA
	I <sub>DD2</sub>	8.38 MHz oscillation HALT mode <sup>Note 2</sup>		0.8	1.6	mA
		4.19 MHz oscillation HALT mode <sup>Note 3</sup>		0.5	1.0	mA
	I <sub>DD3</sub>	STOP mode		1.0	30	μA

**Notes 1.** Refers to the current flowing to the CPU, peripheral functions (internal circuits), oscillator, and V<sub>DD</sub> pin. The current flowing to the series resistor string of an A/D converter, on-chip pull-up resistors, LCD division resistor, sound generator (SGO/P61), and meter controller/driver (SM11/P20 to SM14/P23, SM21/P24 to SM24/P27, SM31/P30 to SM34/P33, SM41/P34 to SM44/P37) is not included.

- 2. High-speed mode operation (when the processor clock control register (PCC) is set to 00H)
- 3. Operation when the oscillator mode register (OSCM) is set to 80H

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

**LCD Controller/Driver Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)**

**1/3 bias mode**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V <sub>LCD</sub>		3.0		V <sub>DD</sub>	V
LCD output voltage deviation <sup>Note</sup> (Common)	V <sub>ODC</sub>	I <sub>o</sub> = ±5 μA 3.0 V ≤ V <sub>LCD</sub> ≤ V <sub>DD</sub> V <sub>LCD0</sub> = V <sub>LCD</sub>	0		±0.2	V
LCD output voltage deviation <sup>Note</sup> (Segment)	V <sub>ODS</sub>	I <sub>o</sub> = ±1 μA V <sub>LCD1</sub> = V <sub>LCD</sub> × 2/3 V <sub>LCD2</sub> = V <sub>LCD</sub> × 1/3	0		±0.2	V
LCD division resistance current	I <sub>LCD</sub>	3.0 V ≤ V <sub>LCD</sub> < V <sub>DD</sub>	50		260	μA

**Note** The voltage deviation is the difference between the output voltage and the ideal value of segment and common outputs (V<sub>LCDn</sub>: n = 0, 1, 2). Since pins to which a reference voltage (V<sub>LCD1</sub> and V<sub>LCD2</sub>) is applied do not exist in the μPD780851(A),780852(A), the difference between the segment/common output voltage generated by the internal division resistance and the ideal reference potential (V<sub>DD</sub> to 1/3V<sub>DD</sub>) is regarded as the voltage deviation.


AC Characteristics

(1) Basic operation ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 4.0$  to  $5.5$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time (MIN. instruction execution time)	$T_{CY}$	Operating with main system clock	0.238		8	$\mu\text{s}$
TIO0 to TIO2 input high-/low-level width	$t_{TIH2}$ , $t_{TIL2}$	At capture trigger TIO0/P40 to TIO2/P42	$3/f_{SAM}$ <sup>Note</sup>			$\mu\text{s}$
TIO2, TIO3 input frequency	$f_{TI5}$	TIO2/P43, TIO3/P44	0		4	MHz
TIO2, TIO3 input high-/low-level width	$t_{TIH5}$ , $t_{TIL5}$	TIO2/P43, TIO3/P44	100			ns
Interrupt request input high-/low-level width	$t_{INTH}$ , $t_{INTL}$	INTP0 to INTP2	1			$\mu\text{s}$
RESET low-level width	$t_{RSL}$		10			$\mu\text{s}$

**Note** Selection of  $f_{SAM} = f_x/8$ ,  $f_x/16$ ,  $f_x/32$ ,  $f_x/64$  is possible with bits 0 and 1 (PRM00, PRM01) of the prescaler mode register (PRM0).

$T_{CY}$  vs.  $V_{DD}$  (main system clock operation)



(2) Serial interface (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)

(a) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					130.9	kbps

(b) 3-wire serial I/O mode (SIO3)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK3}}$ cycle time	t <sub>KCY1</sub>		800			ns
$\overline{\text{SCK3}}$ high-/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	Internal clock selected	t <sub>KCY1</sub> /2 - 50			ns
		External clock selected	400			ns
SI3 setup time (to $\overline{\text{SCK3}}\uparrow$ )	t <sub>SIK1</sub>		100			ns
SI3 hold time (from $\overline{\text{SCK3}}\uparrow$ )	t <sub>KSH1</sub>		400			ns
Delay time from $\overline{\text{SCK3}}\downarrow$ to SO3 output	t <sub>KSO1</sub>	C = 100 pF <sup>Note</sup>			300	ns


**Note** C is the load capacitance of the  $\overline{\text{SCK3}}$  and SO3 output lines.

(c) 3-wire serial I/O mode (SIO2)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	t <sub>KCY2</sub>		800			ns
$\overline{\text{SCK2}}$ high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	Internal clock selected	t <sub>KCY1</sub> /2 - 50			ns
		External clock selected	400			ns
SI2 setup time (to $\overline{\text{SCK2}}\uparrow$ )	t <sub>SIK2</sub>		100			ns
SI2 hold time (from $\overline{\text{SCK2}}\uparrow$ )	t <sub>KSH2</sub>		400			ns
Delay time from $\overline{\text{SCK2}}\downarrow$ to SO2 output	t <sub>KSO2</sub>	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of the  $\overline{\text{SCK2}}$  and SO2 output lines.


AC Timing Test Points (excluding X1 input)



Clock Timing




TI Timing



Serial Transfer Timing

3-wire serial I/O mode




**Sound Generator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Sound generator input frequency	f <sub>SG1</sub>				4.19	MHz
SGO output rise time	t <sub>r</sub>	C = 100 pF <sup>Note</sup>	80		200	ns
SGO output fall time	t <sub>f</sub>	C = 100 pF <sup>Note</sup>	80		200	ns

**Note** C is the load capacitance of the SGO output line.

**Sound Generator Output Timing**




**Meter Controller/Driver Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.0 to 5.5 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Meter controller input frequency	f <sub>MC</sub> <sup>Note 1</sup>				4.19	MHz
PWM output rise time	t <sub>r</sub>	C = 100 pF <sup>Note 2</sup>	80		200	ns
PWM output fall time	t <sub>f</sub>	C = 100 pF <sup>Note 2</sup>	80		200	ns
Symmetry performance <sup>Note 3</sup>	ΔHSP <sub>m</sub> n	I <sub>OH</sub> = -30 mA ΔHSP <sub>m</sub> n =  V <sub>OH</sub> (SM <sub>m</sub> n) max - V <sub>OH</sub> (SM <sub>m</sub> n) min			50	mV
	ΔLSP <sub>m</sub> n	I <sub>OL</sub> = 30 mA ΔLSP <sub>m</sub> n =  V <sub>OL</sub> (SM <sub>m</sub> n) max - V <sub>OL</sub> (SM <sub>m</sub> n) min			50	mV

- Notes** 1. Source clock of the free-running counter.
- 2. C is the load capacitance of the PWM output line.
- 3. Indicates the dispersion of 16 PWM output voltages.

**Remark** m = 1 to 4, n = 1 to 4

**Meter Controller/Driver Output Timing**



**Remark** m = 1 to 4, n = 1 to 4



**A/D Converter Characteristics (T<sub>A</sub> = -40 to +85°C, AV<sub>REF</sub> = V<sub>DD</sub> = 4.0 to 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error <sup>Note</sup>					±0.6	%FSR
Conversion time	t <sub>CONV</sub>		14.0			μs
Analog input voltage	V <sub>IAN</sub>		AV <sub>SS</sub>		AV <sub>REF</sub> + 0.3	V
Reference voltage	AV <sub>REF</sub>		4.0		V <sub>DD</sub>	V
Resistance between AV <sub>REF</sub> and AV <sub>SS</sub>	I <sub>ADD</sub>	A/D converter operating (ADCS1 = 1)		1.0	2.0	mA
		A/D converter not operating (ADCS1 = 0)		1.0	10	μA


**Note** Excludes quantization error (±1/2 LSB). This value is indicated as a ratio to the full-scale value.

**Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		2.0		5.5	V
Data retention power supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.0 V		0.1	10	μA
Release signal set time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time	t <sub>WAIT</sub>	Release by RESET		2 <sup>17</sup> /f <sub>x</sub>		s
		Release by interrupt request		<b>Note</b>		s

**Note** Selection of 2<sup>12</sup>/f<sub>x</sub> and 2<sup>14</sup>/f<sub>x</sub> to 2<sup>17</sup>/f<sub>x</sub> is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).


**Data Retention Timing (STOP mode release by RESET)**




**Data Retention Timing (Standby release signal: STOP mode release by interrupt request signal)**



**Interrupt Request Input Timing**




**RESET Input Timing**



11. PACKAGE DRAWING

80-PIN PLASTIC QFP (14x14)



**NOTE**  
 Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20±0.20
B	14.00±0.20
C	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
H	0.32±0.06
I	0.13
J	0.65 (T.P.)
K	1.60±0.20
L	0.80±0.20
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.10
P	1.40±0.10
Q	0.125±0.075
R	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.70 MAX.

P80GC-65-8BT-1

★ 12. RECOMMENDED SOLDERING CONDITIONS

The μPD780851(A), 780852(A) should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

**Table 12-1. Surface Mounting Type Soldering Conditions**

**μPD780851GC(A)-xxx-8BT: 80-pin plastic QFP (14 × 14)**

**μPD780852GC(A)-xxx-8BT: 80-pin plastic QFP (14 × 14)**

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less	VP15-00-2
Wave soldering	Soldering bath temperature: 260°C or less, Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C or less, Time: 3 seconds max. (per pin row)	—

**Caution Do not use different soldering methods together (except for partial heating).**

**APPENDIX A. DEVELOPMENT TOOLS**

The following development tools are available for system development using the μPD780851(A) and 780852(A). Also refer to **(6) Cautions on Using Development Tools**.

(1) Software Package

SP78K0	Software Package common to 78K/0 Series
--------	---

(2) Language Processing Software

RA78K0	Assembler package common to 78K/0 Series
CC78K0	C compiler package common to 78K/0 Series
DF780852	Device file for μPD780852 Subseries
CC78K0-L	C compiler library source file common to 78K/0 Series

(3) Flash Memory Writing Tools

Flashpro III (Part No. FL-PR3, PG-FP3)	Dedicated flash programmer for microcomputers incorporating flash memory
--	--

(4) Debugging Tools

IE-78K0-NS(-A)	In-circuit emulator common to 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-78K0-NS-PA	Performance board to enhance/expand functions of IE-78K0-NS
IE-780852-NS-EM4, IE-78K0-NS-P04	Probe board and I/O board used to emulate μPD780852 Subseries products
IE-70000-98-IF-C	Interface adapter necessary when using PC-9800 series PC (except notebook type) as host machine (C bus supported)
IE-70000-CD-IF-A	PC card and interface cable necessary when using notebook PC as host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter necessary when using IBM PC/AT™ compatible as host machine (ISA bus supported)
IE-70000-PCI-IF-A	Adapter necessary when using personal computer incorporating PCI bus as host machine
NP-80GC-TQ	Emulation probe for 80-pin plastic QFP (GC-8BT type)
SM78K0	System simulator common to 78K/0 Series
ID78K0-NS	Integrated debugger for IE-78K0-NS
DF780852	Device file for μPD780852 Subseries

(5) Real-time OS

RX78K0	Real-time OS for 78K/0 Series
MX78K0	OS for 78K/0 Series

(6) Cautions on Using Development Tools

- The ID78K0-NS and SM78K0 are used in combination with the DF780852.
- The CC78K0 and RX78K0 are used in combination with the RA78K0 and DF780852.
- The FL-PR3 and NP-80GC-TQ are products made by Naitou Densai Machidaseisakusho Co., Ltd. (TEL +81-45-475-4191).
- For third party development tools, see the Single-Chip Microcontroller Development Tool Selection Guide (U11069E).
- The host machine and OS suitable for each software are as follows:

Software	Host Machine [OS]	PC	EWS
		PC-9800 series [Japanese Windows™] IBM PC/AT and compatibles [Japanese/English Windows]	HP9000 series 700™ [HP-UX™] SPARCstation™ [SunOS™, Solaris™]
RA78K0		√ <sup>Note</sup>	√
CC78K0		√ <sup>Note</sup>	√
ID78K0-NS		√	–
SM78K0		√	–
RX78K0		√ <sup>Note</sup>	√
MX78K0		√ <sup>Note</sup>	√

**Note** DOS-based software

**APPENDIX B. RELATED DOCUMENTS**

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

• **Documents Related to Devices**

Document Name	Document No.
μPD780852 Subseries User's Manual	U14581E
μPD780851(A), 780852(A) Data Sheet	This document
μPD78F0852 Data Sheet	U14576E
78K/0 Series User's Manual Instructions	U12326E

• **Documents Related to Development Tools (User's Manuals)**

Document Name	Document No.	
RA78K0 Assembler Package	Operation	U11802E
	Language	U11801E
	Structured Assembly Language	U11789E
CC78K0 C Compiler	Operation	U11517E
	Language	U11518E
PG-FP3 Flash Memory Programmer		U13502E
IE-78K0-NS In-Circuit Emulator		U13731E
IE-78K0-NS-A In-Circuit Emulator		U14889E
IE-780852-NS-EM4, IE-78K0-NS-P04		To be prepared
SM78K0S, SM78K0 System Simulator Ver. 2.10 or Later Windows Based	Operation	U14611E
SM78K Series System Simulator Ver. 2.10 or Later	External Part User Open Interface Specifications	U15006E
ID78K0-NS Integrated Debugger Ver. 2.00 or Later Windows Based	Operation	U14379E
ID78K0-NS, ID78K0S-NS Integrated Debugger Ver. 2.20 or Later Windows Based	Operation	U14910E
ID78K0 Integrated Debugger Windows Based	Guide	U11649E
	Reference	U11539E

• **Documents Related to Embedded Software (User's Manuals)**

Document Name		Document No.
78K/0 Series Real-Time OS	Fundamental	U11537E
	Installation	U11536E
78K/0 Series OS MX78K0	Fundamental	U12257E

• **Other Related Documents**

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769E
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

**Caution** The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



[MEMO]

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**FIP and IEBus are trademarks of NEC Corporation.**

**Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.**

**PC/AT is a trademark of International Business Machines Corporation.**

**HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.**

**SPARCstation is a trademark of SPARC International, Inc.**

**SunOS and Solaris are trademarks of Sun Microsystems, Inc.**

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)**

Santa Clara, California  
 Tel: 408-588-6000  
 800-366-9782  
 Fax: 408-588-6130  
 800-729-9288

**NEC Electronics (Germany) GmbH**

Duesseldorf, Germany  
 Tel: 0211-65 03 02  
 Fax: 0211-65 03 490

**NEC Electronics (UK) Ltd.**

Milton Keynes, UK  
 Tel: 01908-691-133  
 Fax: 01908-670-290

**NEC Electronics Italiana s.r.l.**

Milano, Italy  
 Tel: 02-66 75 41  
 Fax: 02-66 75 42 99

**NEC Electronics (Germany) GmbH**

Benelux Office  
 Eindhoven, The Netherlands  
 Tel: 040-2445845  
 Fax: 040-2444580

**NEC Electronics (France) S.A.**

Velizy-Villacoublay, France  
 Tel: 01-3067-5800  
 Fax: 01-3067-5899

**NEC Electronics (France) S.A.**

Madrid Office  
 Madrid, Spain  
 Tel: 091-504-2787  
 Fax: 091-504-2860

**NEC Electronics (Germany) GmbH**

Scandinavia Office  
 Taebby, Sweden  
 Tel: 08-63 80 820  
 Fax: 08-63 80 388

**NEC Electronics Hong Kong Ltd.**

Hong Kong  
 Tel: 2886-9318  
 Fax: 2886-9022/9044

**NEC Electronics Hong Kong Ltd.**

Seoul Branch  
 Seoul, Korea  
 Tel: 02-528-0303  
 Fax: 02-528-4411

**NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore  
 Tel: 253-8311  
 Fax: 250-3583

**NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
 Tel: 02-2719-2377  
 Fax: 02-2719-5951

**NEC do Brasil S.A.**

Electron Devices Division  
 Guarulhos-SP, Brasil  
 Tel: 11-6462-6810  
 Fax: 11-6462-6829

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

• **The information in this document is current as of October, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).