

MOS INTEGRATED CIRCUIT
μPD78327, 78328

16/8 BIT SINGLE-CHIP MICROCOMPUTER

The μPD78328 is a member of the 78K/III series. It contains a 16-bit high-performance CPU. A PWM signal output function for the real-time pulse unit is implemented in the μPD78328. It is similar to one for the real-time pulse unit of the μPD78322, but has a more advanced inverter control function.

The μPD78327 is a ROM-less version of the μPD78328.

The following user's manual describes the details of functions. Be sure to read it before design.

μPD78328 User's Manual: IEU-1268

FEATURES

- High-speed data processing using the pipeline control system and instruction prefetching
Minimum instruction execution time: 250 ns (when the internal clock frequency is 8 MHz, or when the external clock frequency is 16 MHz)
- An instruction set suited for control applications
 - 16-bit arithmetic/logical instructions
 - Multiply/divide instruction (16 bits × 16 bits, 32 bits + 16 bits), etc.
- Eight built-in 10-bit A/D (analog-to-digital) converters
- High-speed 8-bit PWM signal output function
- Built-in advanced function interrupt controller
- Real-time pulse unit for controlling the inverter
 - One of the two timer output modes can be selected (six set/reset output channels or eight buffer output channels).
 - Six-phase PWM signals can be easily output.
- Powerful serial interface (A dedicated baud rate generator is built in.)
 - UART
 - SBI (NEC standard serial bus interface) or 3-wire serial I/O
- Watchdog timer function for detecting a program crash

APPLICATIONS

- PWM inverter control field: inverter air-conditioner, etc.

ORDERING INFORMATION

Part number	Package	Internal ROM
μPD78327CW	64-pin plastic shrink DIP (750 mil)	Not provided
μPD78327GF-3BE	64-pin plastic QFP (14 × 20 mm)	Not provided
μPD78328CW-xxx	64-pin plastic shrink DIP (750 mil)	Mask ROM
μPD78328GF-xxx-3BE	64-pin plastic QFP (14 × 20 mm)	Mask ROM

Remark xxx: ROM code number


The information in this document is subject to change without notice.

PIN CONFIGURATION

• 64-pin plastic shrink DIP (750 mil)

μPD78327CW


μPD78328CW-xxx



• 64-pin plastic QFP (14 × 20 mm)

μPD78327GF-3BE

μPD78328GF-xxx-3BE




P00-P07	: Port 0	$\overline{\text{RESET}}$: Reset
P20-P22	: Port 2	X1, X2	: Crystal
P30-P34	: Port 3	PWM	: Pulse width modulation output
P40-P47	: Port 4	$\overline{\text{EA}}$: External access
P50-P57	: Port 5	TMD	: Turbo mode
P70-P77	: Port 7	$\overline{\text{TAS}}$: Turbo access strobe
P80-P87	: Port 8	$\overline{\text{WR}}$: Write strobe
P90-P93	: Port 9	$\overline{\text{RD}}$: Read strobe
NMI	: Nonmaskable interrupt	ASTB	: Address strobe
INTP0-INTP2	: Interrupt from peripherals	AD0-AD7	: Address or data buses
RTP0-RTP7	: Real-time ports	A8-A15	: Address buses
TI	: Timer input	ANI0-ANI7	: Analog inputs
TxD	: Transmit data	AVREF	: Analog reference voltage
RxD	: Receive data	AVss	: Analog Vss
SB0/SO	: Serial bus or serial output	AVDD	: Analog VDD
SB1/SI	: Serial bus or serial input	VDD	: Power supply
$\overline{\text{SCK}}$: Serial clock	Vss	: Ground
TO0-TO7	: Timer outputs		

FUNCTION OVERVIEW

	μPD78327	μPD78328
Number of basic instructions	111	
Minimum instruction execution time	250 ns (when the internal clock frequency is 8 MHz, or when the external clock frequency is 16 MHz)	
Internal memory	<ul style="list-style-type: none"> • ROM: Not provided • RAM: 512 bytes 	<ul style="list-style-type: none"> • ROM: 16K bytes • RAM: 512 bytes
Addressing space	64K bytes	
General register	8 bits × 16 × 8 banks (memory mapping)	
Real-time pulse unit	<ul style="list-style-type: none"> • Two 16-bit timers • 16-bit timer/event counter • Fourteen 16-bit compare registers • 16-bit capture/compare register • Two output modes can be selected. <ul style="list-style-type: none"> Mode 0 <ul style="list-style-type: none"> Six set/reset output channels One toggle output channel Mode 1 <ul style="list-style-type: none"> Eight buffer output channels 	
PWM signal output function	8-bit resolution for one channel	
A/D converter function	10-bit resolution for eight channels	
Interrupt function	<ul style="list-style-type: none"> • Four external sources and 16 internal sources • A 3-level priority can be specified by the software. • Three types of interrupt processing modes can be selected, vector interrupt, context switching, and macro service functions. 	
Test source	One internal source	
I/O line	<ul style="list-style-type: none"> • 11 Input ports • 23 I/O ports 	<ul style="list-style-type: none"> • 11 Input ports • 41 I/O ports
Real-time output port	Two 4-bit channels or 8-bit channel	
Serial interface	<ul style="list-style-type: none"> • Dedicated baud rate generator • UART • SBI (NEC serial bus interface) 	
Package	<ul style="list-style-type: none"> • 64-pin plastic shrink DIP (750 mil) • 64-pin plastic QFP (14 × 20 mm) 	
Others	<ul style="list-style-type: none"> • Standby function (STOP/HALT) • Watchdog timer function 	

BLOCK DIAGRAM



Note ROM is not built into the μPD78327.

CONTENTS

1. PIN FUNCTIONS	9
1.1 PORT PINS	9
1.2 NON-PORT PINS	10
1.3 PIN INPUT/OUTPUT CIRCUITS AND CONNECTIONS FOR UNUSED PINS	12
2. CPU ARCHITECTURE	14
2.1 MEMORY SPACE	14
2.2 PROCESSOR REGISTER	17
2.2.1 Control Register	18
2.2.2 General Register	20
2.2.3 Special Function Register (SFR)	22
2.3 DATA MEMORY ADDRESSING	26
2.3.1 General-Register Addressing	27
2.3.2 Short Direct Addressing	27
2.3.3 Special Function Register (SFR) Addressing	27
3. BLOCK FUNCTION	28
3.1 BUS CONTROL UNIT (BCU)	28
3.2 EXECUTION UNIT (EXU)	28
3.3 ROM/RAM	28
3.4 INTERRUPT CONTROLLER	28
3.5 PORT FUNCTION	29
3.6 CLOCK GENERATOR	30
3.7 REAL-TIME PULSE UNIT (RPU)	32
3.7.1 Configuration	32
3.7.2 Real-Time Output Function	35
3.7.3 Eight-Bit High-Speed PWM Signal Output Function	36
3.8 A/D CONVERTER	37
3.9 SERIAL INTERFACE	37
3.10 WATCHDOG TIMER	40
4. INTERRUPT FUNCTION	41
4.1 OVERVIEW	41
4.2 MACRO SERVICE	43
4.3 CONTEXT SWITCHING FUNCTION	44
4.3.1 Context Switching Function by an Interrupt Request	44
4.3.2 Context Switching Function by a BRKCS Instruction	45
5. STANDBY FUNCTION	46

6. EXTERNAL DEVICE EXPANSION FUNCTION47

7. OPERATION AFTER RESET 48

8. INSTRUCTION SET 49

9. ELECTRICAL CHARACTERISTICS 63

10. PACKAGE DRAWINGS..... 75

11. RECOMMENDED SOLDERING CONDITIONS77

APPENDIX A DIFFERENCE BETWEEN μPD78328 AND μPD78322 78

APPENDIX B TOOLS 79

 B.1 DEVELOPMENT TOOLS 79

 B.2 EVALUATION TOOLS 82

★ B.3 EMBEDDED SOFTWARE 82

1. PIN FUNCTIONS

1.1 PORT PINS

Pin name	I/O	Function	Dual-function pin
P00-P07	I/O	Port 0 4- or 8-bit I/O port Inputs and outputs can be specified bit by bit. These pins also function as a real-time output port.	RTP0-RTP7
P20	I	Port 2 3-bit input dedicated port	NMI
P21			INTP0
P22			INTP1/TI
P30	I/O	Port 3 5-bit I/O port Inputs and outputs can be specified bit by bit.	TxD
P31			RxD
P32			SO/SB0
P33			SI/SB1
P34			\overline{SCK}
P40-P47	I/O	Port 4 8-bit I/O port Inputs and outputs can be specified in 8-bit units.	AD0-AD7
P50-P57	I/O	Port 5 8-bit I/O port Inputs and outputs can be specified bit by bit.	A8-A15
P70-P77	I	Port 7 8-bit input dedicated port	ANI0-ANI7
P80	I/O	Port 8 8-bit I/O port Inputs and outputs can be specified bit by bit.	TO0
P81			TO1
P82			TO2
P83			TO3
P84			TO4
P85			TO5
P86			TO6/INTP2
P87			TO7/PWM
P90	I/O	Port 9 4-bit I/O port Inputs and outputs can be specified bit by bit.	\overline{RD}
P91			\overline{WR}
P92			\overline{TAS}
P93			TMD

1.2 NON-PORT PINS (1/2)

Pin name	I/O	Function	Dual-function pin
RTP0-RTP7	O	Synchronized with a trigger signal sent from the real-time pulse unit (RPU) and outputs a pulse in real-time.	P00-P07
NMI	I	Receives a nonmaskable interrupt request signal. The mode register can specify the rising or falling edge as the effective edge for this request.	P20
INTP0	I	Receive an external interrupt request signal for which the mode register can specify the effective edge.	P21
INTP1			P22/TI
INTP2			P86/TO6
TI	I	Receives an external count clock signal to the timer 1 (TM1).	P22/INTP1
RxD	I	Receives serial data using the asynchronous serial interface (UART).	P30
TxD	O	Outputs serial data using the asynchronous serial interface (UART).	P31
SO	O	Outputs serial data in the 3-wire mode of the clock synchronous serial interface.	P32/SB0
SI	I	Receives serial data in the 3-wire mode of the clock synchronous serial interface.	P33/SB1
SB0	I/O	Receive or output serial data in the SBI mode for the clock synchronous serial interface.	P32/SO
SB1			P33/SI
$\overline{\text{SCK}}$	I/O	Receives or outputs the serial clock signal for the clock synchronous serial interface.	P34
AD0-AD7	I/O	Multiplexed address/data bus when the memory is expanded externally	P40-P47
A8-A15	O	Address bus when the memory is expanded externally	P50-P57
TO0	O	Output a pulse output from the real-time pulse unit.	P80
TO1			P81
TO2			P82
TO3			P83
TO4			P84
TO5			P85
TO6			P86/INTP2
TO7			P87/PWM
PWM	O	Outputs a PWM signal output from the real-time pulse unit.	P87/TO7
$\overline{\text{RD}}$	O	Outputs a strobe signal for reading data from external memory.	P90
$\overline{\text{WR}}$		Outputs a strobe signal for writing data into external memory.	P91
$\overline{\text{TAS}}$		Outputs a control signal to access the turbo access manager (μPD71P301)Note.	P92
TMD			P93
ASTB	O	Outputs a timing signal to externally latch lower address information output from port 4 for accessing an external memory.	—
$\overline{\text{EA}}$	I	For the μPD78328, normally the $\overline{\text{EA}}$ pin is connected to the VDD pin. Connecting the $\overline{\text{EA}}$ pin to the VSS pin enters the ROM-less mode, enabling access to external memory. For the μPD78327, this pin must be fixed to 0 (low level). The level of the $\overline{\text{EA}}$ pin cannot be changed during operations.	—

Note The turbo access manager (μPD71P301) is maintenance service only.

1.2 NON-PORT PINS (2/2)

Pin name	I/O	Function	Dual-function pin
ANI0-ANI7	I	Analog input to the A/D converter	P70-P77
AV _{REF}	I	A/D converter reference voltage input	—
AV _{DD}	—	Analog power supply to the A/D converter	—
AV _{SS}	—	Ground of the A/D converter	—
$\overline{\text{RESET}}$	I	System reset input	—
X1	I	Crystal input pin for system clock oscillation	—
X2	—	An external clock signal input to the X1 pin is inverted and input to the X2 pin (the X2 pin can be left open).	—
V _{DD}	—	Positive power supply pin	—
V _{SS}	—	Ground pin	—


1.3 PIN INPUT/OUTPUT CIRCUITS AND CONNECTIONS FOR UNUSED PINS

Table 1-1 lists the input/output circuit types of the pins and connections for unused pins, and Fig. 1-1 shows schematics for pin input/output circuits.

Table 1-1 Pin Input/Output Circuit Types and Recommended Connections for Unused Pins

Pin	I/O circuit type	Recommended connection
P00-P07/RTP0-RTP7	5	Input mode : Individually connected to V _{DD} or V _{SS} with a resistor. Output mode : Open
P20/NMI P21/INTP0 P22/INTP1/TI	2	Connected to V _{SS} .
P30/TxD P31/RxD	5	Input mode : Individually connected to V _{DD} or V _{SS} with a resistor. Output mode : Open
P32/SO/SB0 P33/SI/SB1 P34/SCK	8	
P40-P47/AD0-AD7 P50-P57/A8-A15	5	
P70-P77/ANI0-ANI7	9	Connected to V _{SS} .
P80-P85/TO0-TO5	5	Input mode : Individually connected to V _{DD} or V _{SS} with a resistor. Output mode : Open
P86/TO6/INTP2	6	
P87/TO7/PWM	5	
P90/RD P91/WR P92/TAS P93/TMD	5	
ASTB	4	Open
\overline{EA}	1	—
\overline{RESET}	2	—
AV _{REF} , AV _{SS}	—	Connected to V _{SS} .
AV _{DD}	—	Connected to V _{DD} .

Fig. 1-1 Input/Output Circuits of Each Pin



2. CPU ARCHITECTURE

2.1 MEMORY SPACE

The μPD78327 and μPD78328 can address memory of up to 64K bytes (see Fig. 2-1).

A program can be fetched from the space 0000H to FDFFH. When the external memory is expanded to the space FE00H to FFFFH (for the main RAM and special function registers), a program can be also fetched from the external memory in this space, not from the main RAM and special function registers.

(1) Vector table area

Interrupt requests from peripheral hardware, reset inputs, external interrupt requests, and branch addresses for interrupts caused by break instructions are stored in the 64-byte area from 0000H to 003FH. When an interrupt request is issued, the contents of the even addresses in each table are set to the eight low-order bits of the program counter (PC) and the contents of the odd addresses are set to the eight high-order bits for branching.

Interrupt source	Vector table address
RESET (Input to the RESET pin)	0000H
NMI (Input to the NMI pin)	0002H
WDT (Watchdog timer)	0004H
INTOV0 (Timer 0 overflow)	0006H
INTP0 (Input to the INTP0 pin)	0008H
INTP1/TI (Input to the INTP1/TI pin)	000AH
INTP2 (Input to the INTP2 pin)	000CH
INTOV1 (Timer 1 overflow)	000EH
INTCM00 (CM00 match signal)	0010H
INTCM01 (CM01 match signal)	0012H
INTCM02 (CM02 match signal)	0014H
INTCM03 (CM03 match signal)	0016H
INTCM04 (CM04 match signal)	0018H
INTCM05 (CM05 match signal)	001AH
INTCM06 (CM06 match signal)	001CH
INTCC10 (CC10 match signal)	001EH
INTCM20 (CM20 match signal)	0020H
INTSR (Serial reception completion interrupt)	0024H
INTST (Serial transmission completion interrupt)	0026H
INTCSI (Serial transmission/reception interrupt)	0028H
INTAD (A/D conversion completion interrupt)	002AH
Operation code trap	003CH
BRK (Break instruction)	003EH

When bit 1 (TPF) of the CPU control word (CCW) is set to 1, the interrupt vector table is stored in the external memory area 8002H to 803FH, instead of the area 0002H to 003FH.

(2) CALLT table area

Thirty-two tables of the addresses called by single-byte call instructions (CALLT) can be stored in the 64-byte area from 0040H to 007FH. This area is the CALLT table area.

When bit 1 (TPF) of the CPU control word (CCW) is set to 1, the CALLT instruction table is stored in the external memory area 8040H to 807FH, instead of the area 0040H to 007FH.

(3) CALLF entry area

A subroutine can be directly called from the area 0800H to 0FFFH by using a double-byte call instruction (CALLF).

(4) Internal RAM area

Addresses FD00H to FEFH are assigned to 512-byte internal RAM. This area is divided into two sections called:

- Peripheral RAM : FD00H to FDFFH (256 bytes)
- Main RAM : FE00H to FEFH (256 bytes)

High-speed access to the main RAM is possible.

Macro service control words are mapped to the 36-byte area from FE06H to FE2BH in the main RAM area. General registers are mapped to the 128-byte area from FE80H to FEFH in the main RAM area consisting of eight banks.

(5) Special function register (SFR) area

Registers having special functions, such as mode and control registers for the on-chip peripheral hardware, are mapped to the area from FF00H to FFFFH. Addresses to which the registers are not mapped cannot be accessed.

(6) External memory area

The μ PD78328 can expand an external memory (ROM or RAM) step by step in the 48K-byte area (4000H to FFFFH).

The μ PD78327 can connect an external memory (ROM or RAM) in the 64K-byte area (0000H to FFFFH).


To access an external memory, the pins P40/AD0 to P47/AD7 (multiplexed address/data bus), P50/A8 to P57/A15 (address bus), \overline{RD} , \overline{WR} , and ASTB are used.

An external access area is mapped in the 16-byte area from FFD0H to FFDFH of the special function register (SFR). Thus, \overline{SFR} addressing can access an external memory.

The \overline{TAS} and TMD pins are provided to exclusively connect the turbo access manager (μ PD71P301)^{Note}. When the turbo access manager is used, the same program processing speed as the internal ROM can be obtained. ★

Note The turbo access manager (μ PD71P301) is maintenance service only.

Fig. 2-1 Memory Map



Note Access in the external memory expansion mode.


Caution When word access (including the stack operation) to the main RAM space (FE00H to FFFFH) is executed, the addresses specified in the operand must be even numbers.

★

2.2 PROCESSOR REGISTER

There are three groups of registers: a general register group consisting of eight banks, each of which consists of 16 8-bit registers, control register group consisting of an 8-bit register and three 16-bit registers, and a special function register group consisting of registers having special functions such as I/O mode registers for the peripheral hardware.

Fig. 2-2 Register Configuration



Remark The CCW of the control register group is mapped in the special function register (SFR) area.

2.2.1 Control Register

The control register group controls the program sequence, status, and stack memory and modifies operand addressing. This group consists of an 8-bit register and three 16-bit registers.

(1) Program counter (PC)

The program counter is a 16-bit register which holds address information of the program to be executed next. The program counter is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, the contents of the immediate data or register are set in the PC. Input to the $\overline{\text{RESET}}$ pin sets the data in the reset vector table at 0000H and 0001H in the PC and makes a branch.

(2) Program status word (PSW)

The program status word (PSW) is a 16-bit register consisting of flags set or reset according to the result of executing an instruction. Read and write operations are performed by the eight high-order bits (PSWH) or eight low-order bits (PSWL). Flags are operated by the bit manipulation instructions. When an interrupt request is issued and when a BRK instruction is executed, the PSW is automatically saved in the stack and an RETI or RETB instruction is used to return control. Input to the $\overline{\text{RESET}}$ pin resets all bits.

Fig. 2-3 PSW Configuration

	7	6	5	4	3	2	1	0
PSWH	UF	RBS2	RBS1	RBS0	0	0	0	0
	7	6	5	4	3	2	1	0
PSWL	S	Z	RSS	AC	IE	P/V	LT	CY

(a) Interrupt priority level transition flag (LT)

This flag controls the interrupt priority. To maintain normal operation of the interrupt control circuit, do not operate this flag with the program.

(b) Carry flag (CY)

This flag is set when the result of executing an arithmetic/logical instruction generates a carry of bit 7 or bit 15 or a borrow into bit 7 or bit 15. Otherwise, this flag is reset. This flag can be tested with a conditional branch instruction.

This flag also functions as a bit accumulator when a bit manipulation instruction is executed.

(c) Zero flag (Z)

This flag is set when the arithmetic/logical operation result is zero. Otherwise, this flag is reset. This flag can be tested with a conditional branch instruction.

(d) Sign flag (S)

This flag is set when the most significant bit after arithmetic/logical operation is 1. Otherwise, this flag is reset. This flag can be tested with a conditional branch instruction.

(e) Parity/overflow flag (P/V)

This flag is set if an overflow or underflow occurs in 2's complement when an arithmetic instruction is executed. Otherwise, this flag is reset. (Overflow flag operation)

This flag is set if the number of set bits as the result of executing a logical instruction is an even number. Otherwise, this flag is reset. (Parity flag operation)

This flag can be tested with a conditional branch instruction.

(f) Auxilliary carry flag (AC)

This flag is set when the result of executing an arithmetic/logical instruction generates a carry of bit 3 or a borrow into bit 3. Otherwise, this flag is reset. This flag can be tested with a conditional branch instruction.

(g) Register set selection flag (RSS)

This flag specifies a general register which functions as the X, A, C, or B register. The setting of RSS changes the correspondence between the function register and the absolute register, as shown in Table 2-1.

Changing the RSS flag, therefore, can enable another register set (X, A, C, B) to be used.

(h) Interrupt request enable flag (IE)

This flag enables or disables an interrupt request. Executing an EI instruction sets this flag. Executing a DI instruction or receiving an interrupt resets this flag.

(i) Register bank selection flag (RBS0-RBS2)

This 3-bit flag selects one of eight register banks (RBANK0 to RBANK7).

(j) User flag (UF)

This flag controls the program. The flag is set or reset on the user program.

(3) Stack pointer (SP)

The stack pointer is a 16-bit register which holds the first address of the memory stack area (LIFO format). The SP is manipulated by a dedicated instruction.


The stack pointer is decremented before data is saved (written) into the stack memory, and is incremented after data is read from the stack memory.

As input to the $\overline{\text{RESET}}$ pin causes the SP to become undefined, the SP must be set before calling a subroutine.

(4) CPU control word (CCW)

The CPU control word is an 8-bit register which consists of flags related to CPU control. The CCW is mapped in the special function register area and can be controlled by the software. Input to the $\overline{\text{RESET}}$ pin resets all bits.

Fig. 2-4 CCW Configuration



- Table position flag (TPF)


This flag specifies the memory area used as an interrupt vector table area and CALLT instruction table area.

After input to the $\overline{\text{RESET}}$ pin, the TPF is reset. The addresses from 0000H to 007FH are used as a table area. Setting the TPF via software can use the addresses from 8002H to 807FH of the external memory area as a table area, instead of the addresses from 0002H to 007FH. However, since the BRK instruction, operation code trap interrupt, and reset input vector table are fixed to 003EH, 003CH, and 0000H, respectively, they are not affected by the TPF.

2.2.2 General Register

The 128-byte general register group which consists of eight banks is mapped in the specific area (FE80H to FEFFH) of the internal RAM space. Each bank consists of 16 8-bit general registers.

Fig. 2-5 Memory Location of General Registers



A pair of 8-bit registers can function as a 16-bit register pair (RP0-RP7).

A function name listed in Table 2-1 is assigned to each 8-bit register (16 registers) to identify each characteristic. The X register functions as the low-order bits of a 16-bit accumulator. The A register functions as an 8-bit accumulator or the high-order bits of a 16-bit accumulator. The B and C registers function as a counter. The DE, HL, VP, and UP registers, in a pair, function as an address register. The VP register functions as a base register and the UP register functions as a user stack pointer.

The value of the register set selection flag (RSS) in the PSW changes the register having a specific function, as shown in Table 2-1.

When the program is described by a function name, use of the RSS flag causes another X, A, C, or B register to be used.

The μPD78327 and μPD78328 can implement two types of addressing: implied addressing and register addressing. Implied addressing is performed as process data addressing by a function name which places much importance on the specific function of each register. Register addressing is performed by an absolute name which aims to create a program which is easy to describe and which performs less data transfer operations, enabling high-speed data processing.

Table 2-1 General Register Configuration

Absolute name	Function name		Absolute name	Function name	
	RSS = 0	RSS = 1		RSS = 0	RSS = 1
R0	X		RP0	AX	
R1	A		RP1	BC	
R2	C		RP2		AX
R3	B		RP3		BC
R4		X	RP4	VP	VP
R5		A	RP5	UP	UP
R6		C	RP6	DE	DE
R7		B	RP7	HL	HL
R8	VPL	VPL			
R9	VPH	VPH			
R10	UPL	UPL			
R11	UPH	UPH			
R12	E	E			
R13	D	D			
R14	L	L			
R15	H	H			

2.2.3 Special Function Register (SFR)

The special function register group consists of the registers to which special functions are given such as mode and control registers (CCW) for the peripheral hardware.

The special function register group is assigned to the 256-byte space from FF00H to FFFFH. Short direct memory addressing is applicable to the 32-byte area from FF00H to FF1FH, allowing short-word data processing.

Bit manipulation, arithmetic, and move instructions can be executed in all the areas. An external memory from the 16-byte area (FFD0H to FDFH) is accessed by SFR addressing. Thus, short-word instructions can manipulate bits of an external device and access an external memory.

Table 2-2 lists the special function registers (SFR). The items in Table 2-2 mean:

- **Abbreviation** : A symbol indicating the address of a built-in special function register
This can be specified in the operand field of an instruction.
- **R/W** : Indicates whether data can be read from the special function register and/or data can be written into the register.
R/W: Can be read and written.
R : Can be read. (The bits of the register can be tested.)
W : Can be written.
- **Manipulation bit unit** : Indicates the unit of bits when manipulating the special function register.
The SFR which can be manipulated in units of 16 bits can be specified in the sfrp operand. An even address is specified for the address specification.
The SFR which can be manipulated bit by bit can be specified by a bit manipulation instruction.
- **At resetting** : Indicates the status of each register for the input to the $\overline{\text{RESET}}$ pin.

Cautions 1. The addresses to which a special function register is not assigned in the area from FF00H to FFFFH cannot be accessed.

2. Do not write data into the register which is only used for data reading. If an attempt is made to write data into such registers, the internal circuit may not operate normally.

Table 2-2 Special Function Registers (1/3)

Address	Special function register (SFR) name	Abbreviation	R/W	Manipulation bit unit			At resetting
				1	8	16	
FF00H	Port 0	P0	R/W	0	0		Undefined
FF02H	Port 2	P2	R		0		Undefined
FF03H	Port 3	P3	R/W	0	0		Undefined
FF04H	Port 4	P4	R/W	0	0		Undefined
FF05H	Port 5	P5	R/W	0	0		Undefined
FF07H	Port 7	P7	R		0		Undefined
FF08H	Port 8	P8	R/W	0	0		Undefined
FF09H	Port 9	P9	R/W	0	0		Undefined
FF0CH	Timer register 2	TM2	R			0	0000H
FF1CH	Capture/compare register 10	CC10	R/W			0	Undefined
FF20H	Port 0 mode register	PM0	W		0		FFH
FF23H	Port 3 mode register	PM3	W		0		xxx1 1111B
FF25H	Port 5 mode register	PM5	W		0		FFH
FF28H	Port 8 mode register	PM8	W		0		FFH
FF29H	Port 9 mode register	PM9	W		0		xxxx 1111B
FF2AH	Timer register 0	TM0	R			0	0000H
FF2CH	Timer register 1	TM1	R			0	0000H
FF43H	Port 3 mode control register	PMC3	W		0		xxx0 0000B
FF48H	Port 8 mode control register	PMC8	W		0		00H
FF4CH	Baud rate generator	BRG	R/W	0	0		Undefined
FF60H	Port 0 buffer register L	P0L	R/W	0	0		Undefined
FF61H	Port 0 buffer register H	P0H	R/W	0	0		Undefined
FF62H	Port read control register	PRDC	R/W		0		00H
FF63H	Real-time output port control register	RTPC	R/W	0	0		00H
FF64H	PWM control register	PWMC	R/W	0	0		00H
FF66H	PWM buffer register	PWMB	R/W	0	0		Undefined
FF68H	A/D converter mode register	ADM	R/W	0	0		00H
FF6AH	A/D conversion result register (for 16-bit access)	ADCR	R			0	Undefined
FF6BH	A/D conversion result register (for high-order 8-bit access)	ADCRH	R		0		Undefined
FF70H	Compare register 00 set	CM00S	R/W			0	Undefined
FF72H	Compare register 01 set	CM01S	R/W			0	Undefined
FF74H	Compare register 02 set	CM02S	R/W			0	Undefined
FF76H	Compare register 03 set	CM03S	R/W			0	Undefined
FF78H	Compare register 04 set	CM04S	R/W			0	Undefined
FF7AH	Compare register 05 set	CM05S	R/W			0	Undefined
FF7CH	Compare register 06	CM06	R/W			0	Undefined

Table 2-2 Special Function Registers (2/3)

Address	Special function register (SFR) name	Abbreviation	R/W	Manipulation bit unit			At resetting	
				1	8	16		
FF7EH	Compare register 20	CM20	R/W			0	Undefined	
FF80H	Clock synchronous serial interface mode register	CSIM	R/W	0	0		00H	
FF82H	Serial bus interface control register	SBIC	R/W	0	0		00H	
FF86H	Serial I/O shift register	SIO	R/W	0	0		Undefined	
FF88H	Asynchronous serial interface mode register	ASIM	R/W	0	0		80H	
FF8AH	Asynchronous serial interface status register	ASIS	R	0	0		00H	
FF8CH	Serial reception register (UART)	RXB	R		0		Undefined	
FF8EH	Serial transmission shift register (UART)	TXS	W		0		Undefined	
FF90H	Compare register 00 reset	CM00R	R/W			0	Undefined	
FF92H	Compare register 01 reset	CM01R	R/W			0	Undefined	
FF94H	Compare register 02 reset	CM02R	R/W			0	Undefined	
FF96H	Compare register 03 reset	CM03R	R/W			0	Undefined	
FF98H	Compare register 04 reset	CM04R	R/W			0	Undefined	
FF9AH	Compare register 05 reset	CM05R	R/W			0	Undefined	
FFB0H	Timer control register 0	TMC0	R/W	0	0		00H	
FFB1H	Baud rate generator mode register	BRGM	R/W	0	0		00H	
FFB2H	Timer control register 1	TMC1	R/W	0	0		04H	
FFB4H	Timer unit mode register	TUM	R/W	0	0		00H	
FFBAH	Timer output register	TOUT	R/W	0	0		FFH	
FFC0H	Standby control register	STBC ^{Note}	R/W	0	0		0000 x000B	
FFC1H	CPU control word	CCW	R/W	0	0		00H	
FFC2H	Watchdog timer mode register	WDM ^{Note}	R/W	0	0		00H	
FFC4H	Memory expansion mode register	MM	R/W	0	0		00H	
FFC6H	Programmable wait control register	PWC	R/W	0	0		22H	
FFC9H	Fetch cycle control register	FCC	R/W	0	0		00H	
FFD0H to FDFH	External access area		R/W	0	0		Undefined	
FFE0H	Interrupt request flag register 0L	IF0L	IF0	R/W	0	0	0	00H
FFE1H	Interrupt request flag register 0H	IF0H		R/W	0	0		00H
FFE2H	Interrupt request flag register 1L	IF1L	IF1	R/W	0	0	0	00H
FFE3H	—	—		—	—	—		—
FFE4H	Interrupt mask flag register 0L	MK0L	MK0	R/W	0	0	0	FFH
FFE5H	Interrupt mask flag register 0H	MK0H		R/W	0	0		FFH

Note Data can be written into this register for special instructions.


Table 2-2 Special Function Registers (3/3)

Address	Special function register (SFR) name	Abbreviation		R/W	Manipulation bit unit			At resetting
					1	8	16	
FFE6H	Interrupt mask flag register 1L	MK1L	MK1	R/W	0	0	0	xxxx x111B
FFE7H	—	—		—	—	—		
FFE8H	Priority specification buffer register 0L	PB0L	PB0	R/W	0	0	0	00H
FFE9H	Priority specification buffer register 0H	PB0H		R/W	0	0		
FFEAH	Priority specification buffer register 1L	PB1L	PB1	R/W	0	0	0	00H
FFEBH	—	—		—	—	—		
FFECH	Interrupt processing mode specification register 0L	ISM0L	ISM0	R/W	0	0	0	00H
FFEDH	Interrupt processing mode specification register 0H	ISM0H		R/W	0	0		
FFEEH	Interrupt processing mode specification register 1L	ISM1L	ISM1	R/W	0	0	0	00H
FFEFH	—	—		—	—	—		
FFF0H	Context switching enable register 0L	CSE0L	CSE0	R/W	0	0	0	00H
FFF1H	Context switching enable register 0H	CSE0H		R/W	0	0		
FFF2H	Context switching enable register 1L	CSE1L	CSE1	R/W	0	0	0	00H
FFF3H	—	—		—	—	—		
FFF4H	External interrupt mode register 0	INTM0		R/W	0	0		00H
FFF8H	In-service priority register	ISPR		R		0		00H
FFE9H	Priority specification register	PRSL		R/W	0	0		00H

2.3 DATA MEMORY ADDRESSING

For the μPD78327 and μPD78328, the internal RAM space (FD00H to FFFFH) and special function register area (FF00H to FFFFH) are mapped in the area from FD00H to FFFFH. Short direct addressing is applicable to the space (FE20H to FF1FH) of a data memory, and direct high-speed addressing is possible with single-byte data in an instruction word.

Fig. 2-6 Addressing of a Data Memory



Note External memory is assigned for the μPD78327 or when \overline{EA} is low.

★ **Caution** When word access (including the stack operation) to the main RAM space (FE00H to FFFFH) is executed, the addresses specified in the operand must be even numbers.

2.3.1 General-Register Addressing

A general register group consists of eight banks made up of a set of registers, that is, 16 8-bit registers or eight 16-bit registers.

General-register addressing is performed by the register set selection flag (RSS), register bank selection flag (RBS0 to RBS2) in the PSW, and the 3-bit or 4-bit register specification field in the instruction word.

2.3.2 Short Direct Addressing

Short direct addressing, which can directly perform addressing at high speed with single-byte data in an instruction word, is applicable to the space FE20H to FF1FH. A short direct memory is accessed as 8-bit data or 16-bit data. When accessing a short direct memory as 16-bit data, only double-byte data specified by two contiguous addresses is allowed. In this case, do not specify an odd address for the address specification data.

2.3.3 Special Function Register (SFR) Addressing

This addressing is applicable to the case where the special function register (SFR) mapped in the SFR area (FF00H to FFFFH) is manipulated. This addressing is done by single-byte data in the instruction word corresponding to the eight low-order bits of the address of the special function register. When accessing a 16-bit SFR, double-byte data specified by two contiguous addresses is accessed.

3. BLOCK FUNCTION

3.1 BUS CONTROL UNIT (BCU)

The bus control unit (BCU) activates a required bus cycle according to the physical address obtained from the execution unit (EXU). When the EXU does not issue a bus cycle activation request, the BCU generates an address required for prefetching an instruction. The prefetched instruction code is fetched into the instruction queue.

3.2 EXECUTION UNIT (EXU)

The execution unit (EXU) controls address calculation, arithmetic/logical operations, and data transfer by a microprogram. A 256-byte main RAM area is built into the EXU.

The 256-byte main RAM area in the EXU can be accessed at higher speed with an instruction than 256-byte peripheral RAM areas.

3.3 ROM/RAM

This area consists of a 16K-byte ROM area and 256-byte peripheral RAM area.

Access to this ROM area can be inhibited by using the \overline{EA} pin.

3.4 INTERRUPT CONTROLLER

The interrupt controller processes various interrupt requests (NMI, INTP0 to INTP2) issued from peripheral hardware and external device with the context switching, vector interrupt, or macro service function.

The interrupt controller also specifies the 3-level interrupt priority.

3.5 PORT FUNCTION

Table 3-1 lists the digital I/O ports.

Each port allows bit manipulations as well as 8-bit I/O data manipulations, thus enabling a wide variety of control.


Table 3-1 Functions and Features of the Ports

Port name	Function	Feature	Remarks
Port 0	4/8-bit I/O	Specifiable as input or output bit by bit. Specifiable also as real-time output port in units of 4 bits.	Shares pins with RTP0-RTP7.
Port 2	3-bit input	Input port pins. Functions also as external interrupt input.	Shares pins with NMI, INTP0, and INTP1/TI.
Port 3	5-bit I/O	Specifiable as port pin or control pin bit by bit.	Shares pins with TxD, RxD, SO/SB0, SI/SB1, and SCK.
Port 4	8-bit I/O	Specifiable as input or output in units of 8 bits. Functions as multiplexed address/data bus (AD0-AD7) in external memory expansion mode.	Always functions as multiplexed address/data bus with μPD78327.
Port 5	8-bit I/O	Specifiable as input or output bit by bit. Functions as address bus (A8-A15) in external memory expansion mode. Pins not used as address bus can be used as port.	Always functions as address bus with μPD78327.
Port 7	8-bit input	Input port pins. Functions also as analog input to A/D converter.	Shares pins with ANI0-ANI7.
Port 8	8-bit I/O	Specifiable as port pin or control pin bit by bit.	Shares pins with TO0-TO5, TO6/INTP2, and TO7/PWM.
Port 9	4-bit I/O	Specifiable as input or output bit by bit. P90 functions as \overline{RD} output, and P91 functions as \overline{WR} output in external memory expansion mode. P92 functions as \overline{TAS} output, and P93 functions as TMD output in external memory high-speed fetch mode.	With μPD78327, P90 always functions as \overline{RD} output, and P91 always functions as \overline{WR} output.

3.6 CLOCK GENERATOR

The clock generator generates and controls an internal system clock (CLK) supplied to the CPU. The clock generator is configured as shown in Fig. 3-1.

Fig. 3-1 Block Diagram of the Clock Generator



- Remarks**
1. f_{cx} : Crystal oscillator frequency
 2. f_x : External clock frequency
 3. f_{clk}: Internal system clock frequency

The system clock generator generates a clock signal with a crystal resonator connected to the X1 and X2 pins. The system clock generator stops oscillation when it is set to the standby mode (STOP).


An external clock can be applied. In this case, a clock signal is to be applied to the X1 pin, with the inverted signal to be applied to the X2 pin. However, the X2 pin can be left open.

Caution When using an external clock, do not set the STP bit of STBC.

The frequency divider divides system clock generator output (f_{cx} for the crystal oscillator or f_x for an external clock) by two to produce an internal system clock (f_{clk}).


Fig. 3-2 External Circuitry of the System Clock Generator

(a) Crystal oscillator




(b) External clock

(i) When an external clock signal input to the X1 pin is inverted and input to the X2 pin



(ii) When the X2 pin is open



Cautions 1. When using the system clock generator, run wires enclosed in broken lines ([]) in Fig. 3-2 according to the following rules to avoid effects such as stray capacitance:

- Minimize the wiring.
- Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
- Cause the grounding point of the capacitor of the oscillator circuit to have the same potential as Vss. Never connect the capacitor to a ground pattern carrying a large current.
- Never extract a signal from the oscillator.

2. Keep loads such as stray capacitance around wiring away from the X2 pin, when an external clock signal is input to the X1 pin and the X2 pin is open.

3.7 REAL-TIME PULSE UNIT (RPU)

The RPU can measure pulse intervals and frequencies, and can also output programmable pulses (PWM control).

The RPU is built around three timers. One timer has registers suitable for PWM control. In addition, the user can choose from two timer output modes so that the user can match a wide variety of applications in a flexible manner.

The RPU also controls the set or reset timing for port output of the real-time output port (P0).

3.7.1 Configuration

As shown in Fig. 3-3 and 3-4, the RPU mainly consists of timer 0 (TM0), timer 1 (TM1), timer 2 (TM2), and compare registers and compare/capture registers. Timer 0 functions as a 16-bit interval timer/free-running counter. Timer 1 functions as a 16-bit interval timer/free-running counter/event counter. Timer 2 functions as a 16-bit interval timer.

Fig. 3-3 Block Diagram of the RPU in Mode 0







Fig. 3-4 Block Diagram of the RPU in Mode 1



3.7.2 Real-Time Output Function

The real-time output function transfers the contents of a buffer in units of four or eight bits to port 0 in phase with a trigger signal from the real-time pulse unit. The function enables multi-channel synchronous pulse output. Fig. 3-5 shows the block diagram of port 0.


Fig. 3-5 Block Diagram of Port 0



3.7.3 Eight-Bit High-Speed PWM Signal Output Function

The real-time pulse unit contains an 8-bit high speed PWM signal output function, which can change the active level duty within certain cycles. Fig. 3-6 shows the block diagram of PWM signal output.

Fig. 3-6 Block Diagram of PWM Signal Output




3.8 A/D CONVERTER

The μPD78327 and μPD78328 contain a high-speed, high-resolution 10-bit analog-digital (A/D) converter. The A/D converter has eight analog inputs (ANI0 to ANI7) and an A/D conversion result register (ADCR) that holds conversion results. It can accept an external trigger signal for the start of a conversion.

Upon completion of the conversion, the converter generates an interrupt that can initiate a macro service.

Fig. 3-7 A/D Converter Block Diagram



3.9 SERIAL INTERFACE

The μPD78327 and μPD78328 are provided with the following two separate channels for serial interface functions:

- Asynchronous serial interface
- Synchronous serial interface
 - Three-wire serial I/O mode
 - Serial bus interface mode (SBI mode)

In addition, the μPD78327 and μPD78328 contain a baud rate generator, enabling serial transfer to be performed at a desired rate independently of the operation frequency. The baud rate generator works with both of the two channels of serial interfaces.

The serial transfer rate can be selected between 75 bps and 19.2 kbps according to the setting of the mode register.

Fig. 3-8 Asynchronous Serial Interface Block Diagram





Fig. 3-9 Synchronous Serial Interface Block Diagram



3.10 WATCHDOG TIMER


The watchdog timer is designed to prevent program crashes or deadlocks. While no watchdog timer interrupt is observed, the program or system is recognized as operating properly. Each module in a program should contain an instruction to clear (to start) the watchdog timer.

If an instruction to clear the watchdog timer does not clear the watchdog timer within a predetermined time and an overflow occurs in the timer, a watchdog timer interrupt is generated.

The watchdog timer can also be used to guarantee a time required for the oscillator to perform stable oscillation when the stop mode is released.

Fig. 3-10 is a watchdog timer configuration.


Fig. 3-10 Watchdog Timer Configuration



4. INTERRUPT FUNCTION

4.1 OVERVIEW

The μPD78327 and μPD78328 can handle various interrupt requests issued from on-chip peripheral hardware and the external environment in three processing modes as shown in the following figure.



Interrupt requests are classified into the following three types:

- Nonmaskable interrupt requests
- Maskable interrupt requests
- Interrupt requests by software

Fig. 4-1 shows the processing mode for maskable interrupt requests. Table 4-1 lists processable interrupt sources.

Fig. 4-1 Interrupt Request Processing Mode




Table 4-1 Interrupt Source List

Interrupt request type	Default priority	Interrupt source		Unit requesting an interrupt	Macro service	Vector table address
		Request signal	Function			
Software	-	-	BRK instruction	-	-	003EH
	-	-	Op-code trap	-	-	003CH
Non-maskable	-	NMI	Input to pin NMI	External interrupt	-	0002H
	-	INTWDT	Watchdog timer	WDT	-	0004H
Maskable	0	INTOV0	Timer 0 overflow	RPU	YES	0006H
	1	INTP0	Input to pin INTP0	External	YES	0008H
	2	INTP1	Input to pin INTP1/TI	External	YES	000AH
	3	INTP2	Input to pin INTP2	External	YES	000CH
	4	INTOV1	Timer 1 overflow	RPU	YES	000EH
	5	INTCM00	CM00R match signal	RPU	YES	0010H
	6	INTCM01	CM01R match signal	RPU	YES	0012H
	7	INTCM02	CM02R match signal	RPU	YES	0014H
	8	INTCM03	CM03R match signal	RPU	YES	0016H
	9	INTCM04	CM04R match signal	RPU	YES	0018H
	10	INTCM05	CM05R/CM05S match signal	RPU	YES	001AH
	11	INTCM06	CM06 match signal	RPU	YES	001CH
	12	INTCC10	CC10 match signal	RPU	YES	001EH
	13	INTCM20	CM20 match signal	RPU	YES	0020H
	14	INTSR	Serial reception end interrupt	UART	YES	0024H
	15	INTST	Serial transmission end interrupt	UART	YES	0026H
	16	INTCSI	Serial transmission and reception end interrupt	CSI	YES	0028H
17	INTAD	A/D conversion end interrupt	A/D	YES	002AH	
-	-	INTSER ^{Note}	Serial reception error signal	UART	-	<u>Note</u>
Reset	-	RESET	Input to pin $\overline{\text{RESET}}$	-	-	0000H

Note Test source. This source does not generate a vectored interrupt.


4.2 MACRO SERVICE

The macro service function is used to operate and transmit data on a hardware basis between the special function register area and the memory space according to an interrupt request.

When the macro service starts, the CPU temporarily stops program execution. One- or two-byte data operation and transmission are automatically performed between the special function register (SFR) and memory. When the macro service ends, the interrupt request flag is reset (0) and the CPU restarts program execution. After the macro service is performed the number of times set in the macro service counter (MSC), a vectored interrupt request is issued.

Fig. 4-2 Example of Macro Service Processing Sequence

★



4.3 CONTEXT SWITCHING FUNCTION

The context switching function selects the specified register bank on a hardware basis. When an interrupt request is issued or when the BRKCS instruction is executed, it makes a branch to the vector address pre-stored in the register bank, and simultaneously stacks the contents of the current PC and PSW in the register bank.


4.3.1 Context Switching Function by an Interrupt Request

Setting the $\times\times$ CSE bits (1) to be specified corresponding to each interrupt request enables activation of the context switching function.

The register bank which is specified in the three low-order bits of the low address (even address) of the vector table of the interrupt is selected when an interrupt request is issued which is not masked in the EI status and for which the context switching function is enabled. The vector address previously stored in the selected register is transmitted to the PC, and simultaneously the contents of the PC and PSW before transmission are saved in the register bank and the branch is sent to the interrupt service routine.

The RETCS instruction is executed to return.

Fig. 4-3 Context Switching Function by Interrupt Request




4.3.2 Context Switching Function by a BRKCS Instruction

The context switching function can be activated by executing the BRKCS instruction.

The three low-order bits of immediate data in the second operation code of the BRKCS instruction is used to specify the register bank after context switching. When the BRKCS instruction is executed, the register bank to be specified with three-bit immediate data is selected and the vector address previously stored in the register bank is set in the PC and a branch is made. Simultaneously, the contents of PC and PSW before setting are saved in the register bank. The RETCSB instruction is executed to return.

Fig. 4-4 Context Switching by a BRKCS Instruction Execution




5. STANDBY FUNCTION

The μPD78327 and μPD78328 have a standby function to reduce power consumption of the system. There are the following two types of standby modes.

- HALT mode : in this mode, the CPU operation clock is stopped. Intermittent operation in the normal operation mode can reduce the total system power consumption.
- STOP mode : the oscillator is stopped to stop the entire system.
Since only a leakage current may flow in this mode, system power consumption can be minimized.

These modes are set by the software. Fig. 5-1 is a transition diagram of the standby modes (STOP and HALT modes).

Fig. 5-1 Transition Diagram of Standby Modes



6. EXTERNAL DEVICE EXPANSION FUNCTION

For the μPD78327 and μPD78328, external devices (data memory, program memory, and peripheral devices) can be expanded in the area (4000H-FCFFH) other than internal ROM or RAM. Tables 6-1 and 6-3 list the pins used for access to an external device and indicate how to assign functions to the pins.

Table 6-1 Assigning Functions to Pins (μPD78328)

EA pin	Memory expansion mode register		Fetch cycle control register	Pin function						Remarks
	MM0-MM2	MM7		P40-P47	P50-P57	P90	P91	P92	P93	
1	Port mode	0	00H	General-purpose port						—
		1	Not to be set							
	Expansion mode	0	00H	AD0-AD7	Set to A8-A15 according to the expanded memory size	RD	WR	General-purpose port		External device connection mode
		1	Other than 00H					TAS	TMD	μPD71P301 connection mode

There are four memory expansion modes: 256-, 4K-, 16K-, and 48K-byte expansion modes. The number of bits operating as the address bus can be changed according to the size of memory expanded externally by using pins P50-P57. Pins not used as the address bus can be used as general-purpose I/O ports.

Table 6-2 Port/Address Setting in Port 5 (μPD78328)

P57	P56	P55	P54	P53	P52	P51	P50	External address space
Port	Port	Port	Port	Port	Port	Port	Port	Within 256 bytes
Port	Port	Port	Port	A11	A10	A9	A8	Within 4K bytes
Port	Port	A13	A12	A11	A10	A9	A8	Within 16K bytes
A15	A14	A13	A12	A11	A10	A9	A8	Within about 48K bytes

Table 6-3 Setting Functions to Pins (μPD78327)

EA pin	Memory expansion mode register		Fetch cycle control register	Pin function						Remarks	
	MM7			P40-P47	P50-P57	P90	P91	P92	P93		
ASTB	—		—	AD0-AD7	A8-A15	RD	WR	TAS	TMD	μPD78328 emulation mode	
0	0		00H					General-purpose port		External device connection mode	
	1		Other than 00H					TAS	TMD	μPD71P301 connection mode	

7. OPERATION AFTER RESET


When input to pin $\overline{\text{RESET}}$ becomes low, the system is reset and each hardware component is put in the initial status (reset status). When input to pin $\overline{\text{RESET}}$ becomes high, the reset status is released and program execution starts. Initialize the contents of registers in the program as required.

Change the number of cycles specified in the programmable wait control register and fetch cycle control register as required.

A noise eliminator using analog delay is built into the $\overline{\text{RESET}}$ input pin to prevent maloperation due to noise.


- Cautions 1.** When $\overline{\text{RESET}}$ is active, all pins other than pins AV_{ref} , AV_{cc} , AV_{ss} , V_{cc} , V_{ss} , X1 , and X2 are high-impedance.
- 2.** When RAM is expanded externally, attach a pull-up resistor to pins $\text{P9}/\overline{\text{RD}}$ and $\text{P91}/\overline{\text{WR}}$. Otherwise, these pins may go into the high-impedance state, and the contents of the external RAM may be destroyed. Moreover, signals may contend for the address/data bus, resulting in damage to the input/output circuits.

Fig. 7-1 Accepting a Reset Signal



For the reset operation at power-on, reserve 40 ms for the oscillation to stabilize from power-on to reset acceptance as shown in Fig. 7-2.

Fig. 7-2 Reset at Power-On



8. INSTRUCTION SET

This chapter explains only the operations of the instructions. Refer to the *μPD78328 User's Manual* (IEU-1268) for the instruction codes and number of clocks for executing each instruction.

(1) Operand notation and coding format

Operands are coded in the operand field of each instruction as listed in the coding column of Table 9-1. For details of the operand format, refer to the relevant assembler specifications. When several coding forms are presented, any one of them is selected. Uppercase letters and the symbols, +, -, #, \$, !, and [], are keywords and must be written as they are.

For immediate data, an appropriate numeric or label must be written. The symbols #, \$, !, and [] must not be omitted when describing labels.

Table 8-1 Operand Notation and Coding Format

Notation	Coding
r r1 r2	R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15 R0, R1, R2, R3, R4, R5, R6, R7 C, B
rp rp1 rp2	RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 DE, HL, VP, UP
sfr sfrp	Special function register abbreviation (See Table 2-2.) Special function register abbreviation (16-bit manipulation register. See Table 2-2.)
post	RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 (Can be coded more than once. However, RP5 can only be used in a PUSH or POP instruction and PSW can only be used in a PUSHU or POPU instruction.)
mem	[DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP]: Register indirect mode [DE+A], [HL+A], [DE+B], [HL+B], [VP+DE], [VP+HL]: Based indexed mode [DE+byte], [HL+byte], [VP+byte], [UP+byte], [SP+byte]: Based mode word[A], word[B], word[DE], word[HL]: Indexed mode
saddr saddrp	FE20H-FF1FH Immediate data or label FE20H-FF1EH Immediate data (bit 0 = 0, however) or label (for 16-bit manipulation)
\$ addr16 ! addr16	0000H-FDFFFH Immediate data or label: Relative addressing 0000H-FDFFFH Immediate data or label: Immediate addressing (Data up to FFFFH can be coded in an MOV instruction.)
addr11 addr5	800H-FFFH Immediate data or label 40H-7EH Immediate data (bit 0 = 0, however) ^{Note} or label
word byte bit n	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label 3-bit immediate data (0 to 7)

Note Do not attempt to access word data at an odd-numbered address (bit 0 = 1).

- Remarks**
1. The same register name can be specified in rp and rp1, but different codes are generated.
 2. Functional names (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, and UP) as well as absolute names (R0 to R15 and RP0 to RP7) can be specified in r, r1, rp, rp1, and post. See Table 2-1 for the correspondence between the absolute names and functional names.
 3. Immediate addressing is effective for the entire address spaces. Relative addressing is effective for the locations within a displacement range of -128 to +127 from the starting address of the next instruction.

Instruction set	Mnemonic	Operand	Byte	Operation	Flag					
					S	Z	AC	P/V	CY	
8-bit data transfer	MOV	r1,#byte	2	r1←byte						
		saddr,#byte	3	(saddr)←byte						
		sfr ^{Note} ,#byte	3	sfr←byte						
		r,r1	2	r←r1						
		A,r1	1	A←r1						
		A,saddr	2	A←(saddr)						
		saddr,A	2	(saddr)←A						
		saddr,saddr	3	(saddr)←(saddr)						
		A,sfr	2	A←sfr						
		sfr,A	2	sfr←A						
		A,mem	1-4	A←(mem)						
		mem,A	1-4	(mem)←A						
		A,[saddrp]	2	A←((saddrp))						
		[saddrp],A	2	((saddrp))←A						
		A,!addr16	4	A←(addr16)						
		!addr16,A	4	(addr16)←A						
		PSWL,#byte	3	PSWL←byte			x	x	x	x
		PSWH,#byte	3	PSWH←byte						
		PSWL,A	2	PSWL←A			x	x	x	x
		PSWH,A	2	PSWH←A						
	A,PSWL	2	A←PSWL							
	A,PSWH	2	A←PSWH							
	XCH	A,r1	1	A↔r1						
		r,r1	2	r↔r1						
		A,mem	2-4	A↔(mem)						
		A,saddr	2	A↔(saddr)						
		A,sfr	3	A↔sfr						
		A,[saddrp]	2	A↔((saddrp))						
		saddr,saddr	3	(saddr)↔(saddr)						

Note If STBC or WDM is coded in sfr, a different instruction having the different byte count is generated.

Remark For the meanings of the symbols in flag column, see the following table.

Symbol	Explanation
(Blank)	No change
0	Cleared to zero.
1	Set to 1.
x	Set or reset according to the result.
P	P/V flag operates as a parity flag.
V	P/V flag operates as an overflow flag.
R	Saved values are restored.

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
16-bit data transfer	MOVW	rp1,#word	3	rp1←word					
		saddrp,#word	4	(saddrp)←word					
		sfrp,#word	4	sfrp←word					
		rp,rp1	2	rp←rp1					
		AX,saddrp	2	AX←(saddrp)					
		saddrp,AX	2	(saddrp)←AX					
		saddrp,saddrp	3	(saddrp)←(saddrp)					
		AX,sfrp	2	AX←sfrp					
		sfrp,AX	2	sfrp←AX					
		rp1,laddr16	4	rp1←(addr16)					
		laddr16,rp1	4	(addr16)←rp1					
		AX,mem	2-4	AX←(mem)					
	mem,AX	2-4	(mem)←AX						
	XCHW	AX,saddrp	2	AX↔(saddrp)					
		AX,sfrp	3	AX↔sfrp					
		saddrp,saddrp	3	(saddrp)↔(saddrp)					
		rp,rp1	2	rp↔rp1					
		AX,mem	2-4	AX↔(mem)					
8-bit arithmetic/ logical	ADD	A,#byte	2	A, CY←A+byte	x	x	x	V	x
		saddr,#byte	3	(saddr), CY←(saddr)+byte	x	x	x	V	x
		sfr,#byte	4	sfr, CY←sfr+byte	x	x	x	V	x
		r,r1	2	r, CY←r+r1	x	x	x	V	x
		A,saddr	2	A, CY←A+(saddr)	x	x	x	V	x
		A,sfr	3	A, CY←A+sfr	x	x	x	V	x
		saddr,saddr	3	(saddr), CY←(saddr)+(saddr)	x	x	x	V	x
		A,mem	2-4	A, CY←A+(mem)	x	x	x	V	x
	mem,A	2-4	(mem), CY←(mem)+A	x	x	x	V	x	
	ADDC	A,#byte	2	A, CY←A+byte+CY	x	x	x	V	x
		saddr,#byte	3	(saddr), CY←(saddr)+byte+CY	x	x	x	V	x
		sfr,#byte	4	sfr, CY←sfr+byte+CY	x	x	x	V	x
		r,r1	2	r, CY←r+r1+CY	x	x	x	V	x
		A,saddr	2	A, CY←A+(saddr)+CY	x	x	x	V	x
		A,sfr	3	A, CY←A+sfr+CY	x	x	x	V	x
saddr,saddr		3	(saddr), CY←(saddr)+(saddr)+CY	x	x	x	V	x	
A,mem		2-4	A, CY←A+(mem)+CY	x	x	x	V	x	
mem,A	2-4	(mem), CY←(mem)+A+CY	x	x	x	V	x		

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
8-bit arithmetic/ logical	SUB	A,#byte	2	A, CY←A-byte	x	x	x	V	x
		saddr,#byte	3	(saddr), CY←(saddr)-byte	x	x	x	V	x
		sfr,#byte	4	sfr, CY←sfr-byte	x	x	x	V	x
		r,r1	2	r, CY←r-r1	x	x	x	V	x
		A,saddr	2	A, CY←A-(saddr)	x	x	x	V	x
		A,sfr	3	A, CY←A-sfr	x	x	x	V	x
		saddr,saddr	3	(saddr), CY←(saddr)-(saddr)	x	x	x	V	x
		A,mem	2-4	A, CY←A-(mem)	x	x	x	V	x
	mem,A	2-4	(mem), CY←(mem)-A	x	x	x	V	x	
	SUBC	A,#byte	2	A, CY←A-byte-CY	x	x	x	V	x
		saddr,#byte	3	(saddr), CY←(saddr)-byte-CY	x	x	x	V	x
		sfr,#byte	4	sfr, CY←sfr-byte-CY	x	x	x	V	x
		r,r1	2	r, CY←r-r1-CY	x	x	x	V	x
		A,saddr	2	A, CY←A-(saddr)-CY	x	x	x	V	x
		A,sfr	3	A, CY←A-sfr-CY	x	x	x	V	x
		saddr,saddr	3	(saddr), CY←(saddr)-(saddr)-CY	x	x	x	V	x
		A,mem	2-4	A, CY←A-(mem)-CY	x	x	x	V	x
	mem,A	2-4	(mem), CY←(mem)-A-CY	x	x	x	V	x	
	AND	A,#byte	2	A←A∧byte	x	x		P	
		saddr,#byte	3	(saddr)←(saddr)∧byte	x	x		P	
		sfr,#byte	4	sfr←sfr∧byte	x	x		P	
		r,r1	2	r←r∧r1	x	x		P	
		A,saddr	2	A←A∧(saddr)	x	x		P	
		A,sfr	3	A←A∧sfr	x	x		P	
		saddr,saddr	3	(saddr)←(saddr)∧(saddr)	x	x		P	
		A,mem	2-4	A←A∧(mem)	x	x		P	
	mem,A	2-4	(mem)←(mem)∧A	x	x		P		

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
8-bit arithmetic/ logical	OR	A,#byte	2	$A \leftarrow A \vee \text{byte}$	x	x		P	
		saddr,#byte	3	$(\text{saddr}) \leftarrow (\text{saddr}) \vee \text{byte}$	x	x		P	
		sfr,#byte	4	$\text{sfr} \leftarrow \text{sfr} \vee \text{byte}$	x	x		P	
		r,r1	2	$r \leftarrow r \vee r1$	x	x		P	
		A,saddr	2	$A \leftarrow A \vee (\text{saddr})$	x	x		P	
		A,sfr	3	$A \leftarrow A \vee \text{sfr}$	x	x		P	
		saddr,saddr	3	$(\text{saddr}) \leftarrow (\text{saddr}) \vee (\text{saddr})$	x	x		P	
		A,mem	2-4	$A \leftarrow A \vee (\text{mem})$	x	x		P	
		mem,A	2-4	$(\text{mem}) \leftarrow (\text{mem}) \vee A$	x	x		P	
	XOR	A,#byte	2	$A \leftarrow A \nabla \text{byte}$	x	x		P	
		saddr,#byte	3	$(\text{saddr}) \leftarrow (\text{saddr}) \nabla \text{byte}$	x	x		P	
		sfr,#byte	4	$\text{sfr} \leftarrow \text{sfr} \nabla \text{byte}$	x	x		P	
		r,r1	2	$r \leftarrow r \nabla r1$	x	x		P	
		A,saddr	2	$A \leftarrow A \nabla (\text{saddr})$	x	x		P	
		A,sfr	3	$A \leftarrow A \nabla \text{sfr}$	x	x		P	
		saddr,saddr	3	$(\text{saddr}) \leftarrow (\text{saddr}) \nabla (\text{saddr})$	x	x		P	
		A,mem	2-4	$A \leftarrow A \nabla (\text{mem})$	x	x		P	
		mem,A	2-4	$(\text{mem}) \leftarrow (\text{mem}) \nabla A$	x	x		P	
	CMP	A,#byte	2	A-byte	x	x	x	V	x
		saddr,#byte	3	(saddr)-byte	x	x	x	V	x
		sfr,#byte	4	sfr-byte	x	x	x	V	x
		r,r1	2	r-r1	x	x	x	V	x
		A,saddr	2	A-(saddr)	x	x	x	V	x
		A,sfr	3	A-sfr	x	x	x	V	x
		saddr,saddr	3	(saddr)-(saddr)	x	x	x	V	x
		A,mem	2-4	A-(mem)	x	x	x	V	x
		mem,A	2-4	(mem)-A	x	x	x	V	x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
16-bit arithmetic/ logical	ADDW	AX,#word	3	AX,CY←AX+word	x	x	x	V	x
		saddrp,#word	4	(saddrp),CY←(saddrp)+word	x	x	x	V	x
		sfrp,#word	5	sfrp,CY←sfrp+word	x	x	x	V	x
		rp,rp1	2	rp,CY←rp+rp1	x	x	x	V	x
		AX,saddrp	2	AX,CY←AX+(saddrp)	x	x	x	V	x
		AX,sfrp	3	AX,CY←AX+sfrp	x	x	x	V	x
		saddrp,saddrp	3	(saddrp),CY←(saddrp)+(saddrp)	x	x	x	V	x
	SUBW	AX,#word	3	AX,CY←AX-word	x	x	x	V	x
		saddrp,#word	4	(saddrp),CY←(saddrp)-word	x	x	x	V	x
		sfrp,#word	5	sfrp,CY←sfrp-word	x	x	x	V	x
		rp,rp1	2	rp,CY←rp-rp1	x	x	x	V	x
		AX,saddrp	2	AX,CY←AX-(saddrp)	x	x	x	V	x
		AX,sfrp	3	AX,CY←AX-sfrp	x	x	x	V	x
		saddrp,saddrp	3	(saddrp),CY←(saddrp)-(saddrp)	x	x	x	V	x
	CMPW	AX,#word	3	AX-word	x	x	x	V	x
		saddrp,#word	4	(saddrp)-word	x	x	x	V	x
		sfrp,#word	5	sfrp-word	x	x	x	V	x
		rp,rp1	2	rp-rp1	x	x	x	V	x
		AX,saddrp	2	AX-(saddrp)	x	x	x	V	x
		AX,sfrp	3	AX-sfrp	x	x	x	V	x
		saddrp,saddrp	3	(saddrp)-(saddrp)	x	x	x	V	x
Multiply/ divide	MULU	r1	2	AX←Axr1					
	DIVUW	r1	2	AX(quotient), r1 (remainder)←AX+r1					
	MULUW	rp1	2	AX (16 high-order bits), rp1 (16 low-order bits)←AXxrp1					
	DIVUX	rp1	2	AXDE (quotient), rp1 (remainder)←AXDE+rp1					
Signed multiply	MULW	rp1	2	AX (16 high-order bits), rp1 (16 low-order bits)←AXxrp1					

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Increment/decrement	INC	r1	1	$r1 \leftarrow r1 + 1$	x	x	x	V	
		saddr	2	$(saddr) \leftarrow (saddr) + 1$	x	x	x	V	
	DEC	r1	1	$r1 \leftarrow r1 - 1$	x	x	x	V	
		saddr	2	$(saddr) \leftarrow (saddr) - 1$	x	x	x	V	
	INCW	rp2	1	$rp2 \leftarrow rp2 + 1$					
		saddrp	3	$(saddrp) \leftarrow (saddrp) + 1$					
DECW	rp2	1	$rp2 \leftarrow rp2 - 1$						
	saddrp	3	$(saddrp) \leftarrow (saddrp) - 1$						
Shift/rotate	ROR	r1, n	2	$(CY, r17 \leftarrow r10, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$				P	x
	ROL	r1, n	2	$(CY, r10 \leftarrow r17, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$				P	x
	RORC	r1, n	2	$(CY \leftarrow r10, r17 \leftarrow CY, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$				P	x
	ROLC	r1, n	2	$(CY \leftarrow r17, r10 \leftarrow CY, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$				P	x
	SHR	r1, n	2	$(CY \leftarrow r10, r17 \leftarrow 0, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$	x	x	0	P	x
	SHL	r1, n	2	$(CY \leftarrow r17, r10 \leftarrow 0, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$	x	x	0	P	x
	SHRW	rp1, n	2	$(CY \leftarrow rp10, rp1_{15} \leftarrow 0, rp1_{m-1} \leftarrow rp1_m) \times n \text{ times}$	x	x	0	P	x
	SHLW	rp1, n	2	$(CY \leftarrow rp1_{15}, rp10 \leftarrow 0, rp1_{m+1} \leftarrow rp1_m) \times n \text{ times}$	x	x	0	P	x
	ROR4	[rp1]	2	$A_{3-0} \leftarrow (rp1)_{3-0}, (rp1)_{7-4} \leftarrow A_{3-0}, (rp1)_{3-0} \leftarrow (rp1)_{7-4}$					
ROL4	[rp1]	2	$A_{3-0} \leftarrow (rp1)_{7-4}, (rp1)_{3-0} \leftarrow A_{3-0}, (rp1)_{7-4} \leftarrow (rp1)_{3-0}$						
BCD correction	ADJBA		2	Decimal adjust accumulator	x	x	x	P	x
	ADJBS								
Data conversion	CVTBW		1	When $A_7=0, X \leftarrow A, A \leftarrow 00H$ When $A_7=1, X \leftarrow A, A \leftarrow FFH$					

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Bit manipu- lation	MOV1	CY,saddr.bit	3	$CY \leftarrow (\text{saddr.bit})$					x
		CY,sfr.bit	3	$CY \leftarrow \text{sfr.bit}$					x
		CY,A.bit	2	$CY \leftarrow \text{A.bit}$					x
		CY,X.bit	2	$CY \leftarrow \text{X.bit}$					x
		CY,PSWH.bit	2	$CY \leftarrow \text{PSWH.bit}$					x
		CY,PSWL.bit	2	$CY \leftarrow \text{PSWL.bit}$					x
		saddr.bit,CY	3	$(\text{saddr.bit}) \leftarrow CY$					
		sfr.bit,CY	3	$\text{sfr.bit} \leftarrow CY$					
		A.bit,CY	2	$\text{A.bit} \leftarrow CY$					
		X.bit,CY	2	$\text{X.bit} \leftarrow CY$					
		PSWH.bit,CY	2	$\text{PSWH.bit} \leftarrow CY$					
		PSWL.bit,CY	2	$\text{PSWL.bit} \leftarrow CY$					
	AND1	CY,saddr.bit	3	$CY \leftarrow CY \wedge (\text{saddr.bit})$					x
		CY,/saddr.bit	3	$CY \leftarrow CY \wedge \overline{(\text{saddr.bit})}$					x
		CY,sfr.bit	3	$CY \leftarrow CY \wedge \text{sfr.bit}$					x
		CY,/sfr.bit	3	$CY \leftarrow CY \wedge \overline{\text{sfr.bit}}$					x
		CY,A.bit	2	$CY \leftarrow CY \wedge \text{A.bit}$					x
		CY,/A.bit	2	$CY \leftarrow CY \wedge \overline{\text{A.bit}}$					x
		CY,X.bit	2	$CY \leftarrow CY \wedge \text{X.bit}$					x
		CY,/X.bit	2	$CY \leftarrow CY \wedge \overline{\text{X.bit}}$					x
		CY,PSWH.bit	2	$CY \leftarrow CY \wedge \text{PSWH.bit}$					x
		CY,/PSWH.bit	2	$CY \leftarrow CY \wedge \overline{\text{PSWH.bit}}$					x
		CY,PSWL.bit	2	$CY \leftarrow CY \wedge \text{PSWL.bit}$					x
		CY,/PSWL.bit	2	$CY \leftarrow CY \wedge \overline{\text{PSWL.bit}}$					x
	OR1	CY,saddr.bit	3	$CY \leftarrow CY \vee (\text{saddr.bit})$					x
		CY,/saddr.bit	3	$CY \leftarrow CY \vee \overline{(\text{saddr.bit})}$					x
		CY,sfr.bit	3	$CY \leftarrow CY \vee \text{sfr.bit}$					x
		CY,/sfr.bit	3	$CY \leftarrow CY \vee \overline{\text{sfr.bit}}$					x
		CY,A.bit	2	$CY \leftarrow CY \vee \text{A.bit}$					x
		CY,/A.bit	2	$CY \leftarrow CY \vee \overline{\text{A.bit}}$					x
		CY,X.bit	2	$CY \leftarrow CY \vee \text{X.bit}$					x
		CY,/X.bit	2	$CY \leftarrow CY \vee \overline{\text{X.bit}}$					x
		CY,PSWH.bit	2	$CY \leftarrow CY \vee \text{PSWH.bit}$					x
		CY,/PSWH.bit	2	$CY \leftarrow CY \vee \overline{\text{PSWH.bit}}$					x
		CY,PSWL.bit	2	$CY \leftarrow CY \vee \text{PSWL.bit}$					x
		CY,/PSWL.bit	2	$CY \leftarrow CY \vee \overline{\text{PSWL.bit}}$					x

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag					
					S	Z	AC	P/V	CY	
Bit manipu- lation	XOR1	CY,saddr.bit	3	$CY \leftarrow CY \nabla (saddr.bit)$					x	
		CY,sfr.bit	3	$CY \leftarrow CY \nabla sfr.bit$					x	
		CY,A.bit	2	$CY \leftarrow CY \nabla A.bit$					x	
		CY,X.bit	2	$CY \leftarrow CY \nabla X.bit$					x	
		CY,PSWH.bit	2	$CY \leftarrow CY \nabla PSWH.bit$					x	
		CY,PSWL.bit	2	$CY \leftarrow CY \nabla PSWL.bit$					x	
	SET1	saddr.bit	2	$(saddr.bit) \leftarrow 1$						
		sfr.bit	3	$sfr.bit \leftarrow 1$						
		A.bit	2	$A.bit \leftarrow 1$						
		X.bit	2	$X.bit \leftarrow 1$						
		PSWH.bit	2	$PSWH.bit \leftarrow 1$						
		PSWL.bit	2	$PSWL.bit \leftarrow 1$			x	x	x	x
	CLR1	saddr.bit	2	$(saddr.bit) \leftarrow 0$						
		sfr.bit	3	$sfr.bit \leftarrow 0$						
		A.bit	2	$A.bit \leftarrow 0$						
		X.bit	2	$X.bit \leftarrow 0$						
		PSWH.bit	2	$PSWH.bit \leftarrow 0$						
		PSWL.bit	2	$PSWL.bit \leftarrow 0$			x	x	x	x
	NOT1	saddr.bit	3	$(saddr.bit) \leftarrow \overline{(saddr.bit)}$						
		sfr.bit	3	$sfr.bit \leftarrow \overline{sfr.bit}$						
		A.bit	2	$A.bit \leftarrow \overline{A.bit}$						
		X.bit	2	$X.bit \leftarrow \overline{X.bit}$						
		PSWH.bit	2	$PSWH.bit \leftarrow \overline{PSWH.bit}$						
		PSWL.bit	2	$PSWL.bit \leftarrow \overline{PSWL.bit}$			x	x	x	x
	SET1	CY	1	$CY \leftarrow 1$						1
	CLR1	CY	1	$CY \leftarrow 0$						0
	NOT1	CY	1	$CY \leftarrow \overline{CY}$						x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Call/ return	CALL	laddr16	3	(SP-1)←(PC+3)H, (SP-2)←(PC+3)L, PC←addr16, SP←SP-2					
	CALLF	laddr11	2	(SP-1)←(PC+2)H, (SP-2)←(PC+2)L, PC ₁₅₋₁₁ ←00001, PC ₁₀₋₀ ←addr11, SP←SP-2					
	CALLT	[addr5]	1	(SP-1)←(PC+1)H, (SP-2)←(PC+1)L, PC _H ←(TPF,00000000, addr5+1), PC _L ←(TPF,00000000, addr5), SP←SP-2					
	CALL	rp1	2	(SP-1)←(PC+2)H, (SP-2)←(PC+2)L, PC _H ←rp1H, PC _L ←rp1L, SP←SP-2					
		[rp1]	2	(SP-1)←(PC+2)H, (SP-2)←(PC+2)L, PC _H ←(rp1+1), PC _L ←(rp1), SP←SP-2					
	BRK		1	(SP-1)←PSWH, (SP-2)←PSWL, (SP-3)←(PC+1)H, (SP-4)←(PC+1)L, PC _L ←(003EH), PC _H ←(003FH), SP←SP-4, IE←0					
	RET		1	PC _L ←(SP), PC _H ←(SP+1), SP←SP+2					
	RETB		1	PC _L ←(SP), PC _H ←(SP+1) PSWL←(SP+2), PSWH←(SP+3) SP←SP+4	R	R	R	R	R
RETI		1	PC _L ←(SP), PC _H ←(SP+1) PSWL←(SP+2), PSWH←(SP+3) SP←SP+4	R	R	R	R	R	
Stack manipulation	PUSH	sfrp	3	(SP-1)←sfrH, (SP-2)←sfrL, SP←SP-2					
		post	2	{(SP-1)←postH, (SP-2)←postL, SP←SP-2} × n times ^{Note}					
		PSW	1	(SP-1)←PSWH, (SP-2)←PSWL, SP←SP-2					
	PUSHU	post	2	{(UP-1)←postH, (UP-2)←postL, UP←UP-2} × n times ^{Note}					
	POP	sfrp	3	sfrL←(SP), sfrH←(SP+1), SP←SP+2					
		post	2	{postL←(SP), postH←(SP+1), SP←SP+2} × n times ^{Note}					
		PSW	1	PSWL←(SP), PSWH←(SP+1), SP←SP+2	R	R	R	R	R
	POPU	post	2	{postL←(UP), postH←(UP+1), UP←UP+2} × n times ^{Note}					
	MOVW	SP,#word	4	SP←word					
		SP,AX	2	SP←AX					
		AX,SP	2	AX←SP					
INCW	SP	2	SP←SP+1						
DECW	SP	2	SP←SP-1						
Special	CHKL	sfr	3	(Pin level)↯(Signal level before output buffer)	x	x			P
	CHKLA	sfr	3	A←(Pin level)↯(Signal level before output buffer)	x	x			P

Note n indicates the number of registers specified in post.

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Unconditional branch	BR	laddr16	3	PC←addr16					
		rp1	2	PC _H ←rp1 _H , PC _L ←rp1 _L					
		[rp1]	2	PC _H ←(rp1+1), PC _L ←(rp1)					
		\$addr16	2	PC←PC+2+jdisp8					
Conditional branch	BC	\$addr16	2	PC←PC+2+jdisp8 if CY=1					
	BL								
	BNC	\$addr16	2	PC←PC+2+jdisp8 if CY=0					
	BNL								
	BZ	\$addr16	2	PC←PC+2+jdisp8 if Z=1					
	BE								
	BNZ	\$addr16	2	PC←PC+2+jdisp8 if Z=0					
	BNE								
	BV	\$addr16	2	PC←PC+2+jdisp8 if P/V=1					
	BPE								
	BNV	\$addr16	2	PC←PC+2+jdisp8 if P/V=0					
	BPO								
	BN	\$addr16	2	PC←PC+2+jdisp8 if S=1					
	BP								
	BGT	\$addr16	3	PC←PC+3+jdisp8 if (P/V∧S)∨Z=0					
	BGE	\$addr16	3	PC←PC+3+jdisp8 if P/V∧S=0					
	BLT	\$addr16	3	PC←PC+3+jdisp8 if P/V∧S=1					
	BLE	\$addr16	3	PC←PC+3+jdisp8 if (P/V∧S)∨Z=1					
	BH	\$addr16	3	PC←PC+3+jdisp8 if Z∨CY=0					
	BNH	\$addr16	3	PC←PC+3+jdisp8 if Z∨CY=1					
	BT	saddr.bit, \$addr16	3	PC←PC+3+jdisp8 if (saddr.bit)=1					
		sfr.bit, \$addr16	4	PC←PC+4+jdisp8 if sfr.bit=1					
		A.bit, \$addr16	3	PC←PC+3+jdisp8 if A.bit=1					
		X.bit, \$addr16	3	PC←PC+3+jdisp8 if X.bit=1					
		PSWH.bit, \$addr16	3	PC←PC+3+jdisp8 if PSWH.bit=1					
		PSWL.bit, \$addr16	3	PC←PC+3+jdisp8 if PSWL.bit=1					
	BF	saddr.bit, \$addr16	4	PC←PC+4+jdisp8 if (saddr.bit)=0					
		sfr.bit, \$addr16	4	PC←PC+4+jdisp8 if sfr.bit=0					
A.bit, \$addr16		3	PC←PC+3+jdisp8 if A.bit=0						
X.bit, \$addr16		3	PC←PC+3+jdisp8 if X.bit=0						
PSWH.bit, \$addr16		3	PC←PC+3+jdisp8 if PSWH.bit=0						
PSWL.bit, \$addr16		3	PC←PC+3+jdisp8 if PSWL.bit=0						

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Condi- tional branch	BTCLR	saddr.bit, \$addr16	4	PC←PC+4+jdisp8 if (saddr.bit)=1 then reset (saddr.bit)					
		sfr.bit, \$addr16	4	PC←PC+4+jdisp8 if sfr.bit=1 then reset sfr.bit					
		A.bit, \$addr16	3	PC←PC+3+jdisp8 if A.bit=1 then reset A.bit					
		X.bit, \$addr16	3	PC←PC+3+jdisp8 if X.bit=1 then reset X.bit					
		PSWH.bit, \$addr16	3	PC←PC+3+jdisp8 if PSWH.bit=1 then reset PSWH.bit					
		PSWL.bit, \$addr16	3	PC←PC+3+jdisp8 if PSWL.bit=1 then reset PSWL.bit	x	x	x	x	x
	BFSET	saddr.bit, \$addr16	4	PC←PC+4+jdisp8 if (saddr.bit)=0 then set (saddr.bit)					
		sfr.bit, \$addr16	4	PC←PC+4+jdisp8 if sfr.bit=0 then set sfr.bit					
		A.bit, \$addr16	3	PC←PC+3+jdisp8 if A.bit=0 then set A.bit					
		X.bit, \$addr16	3	PC←PC+3+jdisp8 if X.bit=0 then set X.bit					
		PSWH.bit, \$addr16	3	PC←PC+3+jdisp8 if PSWH.bit=0 then set PSWH.bit					
		PSWL.bit, \$addr16	3	PC←PC+3+jdisp8 if PSWL.bit=0 then set PSWL.bit	x	x	x	x	x
	DBNZ	r2, \$addr16	2	r2←r2-1, then PC←PC+2+jdisp8 if r2≠0					
		saddr, \$addr16	3	(saddr)←(saddr)-1, then PC←PC+3+jdisp8 if (saddr)≠0					
Context switch- ing	BRKCS	RBn	2	PC _H ←R5, PC _L ←R4, R7←PSWH, R6←PSWL, RBS2-0←n, RSS←0, IE←0					
	RETCS	laddr16	3	PC _H ←R5, PC _L ←R4, R5, R4←addr16, PSWH←R7, PSWL←R6	R	R	R	R	R
	RETCSB	laddr16	4	PC _H ←R5, PC _L ←R4, R5, R4←addr16, PSWH←R7, PSWL←R6	R	R	R	R	R

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
String	MOVM	[DE+], A	2	(DE+)←A, C←C-1 End if C=0					
		[DE-], A	2	(DE-)←A, C←C-1 End if C=0					
	MOVBK	[DE+], [HL+]	2	(DE+)←(HL+), C←C-1 End if C=0					
		[DE-], [HL-]	2	(DE-)←(HL-), C←C-1 End if C=0					
	XCHM	[DE+], A	2	(DE+)↔A, C←C-1 End if C=0					
		[DE-], A	2	(DE-)↔A, C←C-1 End if C=0					
	XCHBK	[DE+], [HL+]	2	(DE+)↔(HL+), C←C-1 End if C=0					
		[DE-], [HL-]	2	(DE-)↔(HL-), C←C-1 End if C=0					
	CMPME	[DE+], A	2	(DE+)-A, C←C-1 End if C=0 or Z=0	x	x	x	V	x
		[DE-], A	2	(DE-)-A, C←C-1 End if C=0 or Z=0	x	x	x	V	x
	CMPBKE	[DE+], [HL+]	2	(DE+)-(HL+), C←C-1 End if C=0 or Z=0	x	x	x	V	x
		[DE-], [HL-]	2	(DE-)-(HL-), C←C-1 End if C=0 or Z=0	x	x	x	V	x
	CMPMNE	[DE+], A	2	(DE+)-A, C←C-1 End if C=0 or Z=1	x	x	x	V	x
		[DE-], A	2	(DE-)-A, C←C-1 End if C=0 or Z=1	x	x	x	V	x
	CMPBKNE	[DE+], [HL+]	2	(DE+)-(HL+), C←C-1 End if C=0 or Z=1	x	x	x	V	x
		[DE-], [HL-]	2	(DE-)-(HL-), C←C-1 End if C=0 or Z=1	x	x	x	V	x
	CMPMC	[DE+], A	2	(DE+)-A, C←C-1 End if C=0 or CY=0	x	x	x	V	x
		[DE-], A	2	(DE-)-A, C←C-1 End if C=0 or CY=0	x	x	x	V	x
	CMPBKC	[DE+], [HL+]	2	(DE+)-(HL+), C←C-1 End if C=0 or CY=0	x	x	x	V	x
		[DE-], [HL-]	2	(DE-)-(HL-), C←C-1 End if C=0 or CY=0	x	x	x	V	x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
String	CMPMNC	[DE+], A	2	(DE+)-A, C←C-1 End if C=0 or CY=1	x	x	x	V	x
		[DE-], A	2	(DE-)-A, C←C-1 End if C=0 or CY=1	x	x	x	V	x
	CMPBKNC	[DE+], [HL+]	2	(DE+)-(HL+), C←C-1 End if C=0 or CY=1	x	x	x	V	x
		[DE-], [HL-]	2	(DE-)-(HL-), C←C-1 End if C=0 or CY=1	x	x	x	V	x
CPU control	MOV	STBC, #byte	4	STBC←byte ^{Note}					
		WDM, #byte	4	WDM←byte ^{Note}					
	SWRS		1	RSS← $\overline{\text{RSS}}$					
	SEL	RBn	2	RBS2-0←n, RSS←0					
		RBn, ALT	2	RBS2-0←n, RSS←1					
	NOP		1	No operation					
	EI		1	IE←1 (Enable interrupt)					
DI		1	IE←0 (Disable interrupt)						

Note An op-code trap interrupt occurs if an invalid op-code is specified in an STBC or WDM register manipulation instruction.

Trap operation: (SP-1)←PSW_H, (SP-2)←PSW_L,
 (SP-3)←(PC-4)_H, (SP-4)←(PC-4)_L,
 PC_L←(003CH), PC_H←(003DH),
 SP←SP-4, IE←0

9. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{DD}		-0.5 to +7.0	V
	AV _{DD}		-0.5 to V _{DD} + 0.5	V
	AV _{SS}		-0.5 to +0.5	V
Input voltage	V _I		-0.5 to V _{DD} + 0.5	V
Output voltage	V _O	Note 1	-0.5 to V _{DD} + 0.5	V
Low-level output current	I _{OL}	Each pin	4.0	mA
		Total of all output pins	90	mA
High-level output current	I _{OH}	Each pin	-1.0	mA
		Total of all output pins	-20	mA
Analog input voltage	V _{IAN}	Note 2 AV _{DD} > V _{DD}	-0.5 to V _{DD} + 0.5	V
		V _{DD} ≥ AV _{DD}	-0.5 to AV _{DD} + 0.5	
A/D converter reference input voltage	AV _{REF}	AV _{DD} > V _{DD}	-0.5 to V _{DD} + 0.3	V
		V _{DD} ≥ AV _{DD}	-0.5 to AV _{DD} + 0.3	
Operating ambient temperature	T _A		-10 to +70	°C
Storage temperature	T _{stg}		-65 to +150	°C

- Notes 1. Pins other than P70/ANI0 to P77/ANI7
- 2. Pins P70/ANI0 to P77/ANI7

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values. ★

RECOMMENDED OPERATING CONDITIONS

Oscillator frequency	T _A	V _{DD}
8 MHz ≤ f _{xx} ≤ 16 MHz	-10 to +70 °C	+5.0 V ±10 %

CAPACITANCE (T_A = 25 °C, V_{SS} = V_{DD} = 0 V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C _i	f = 1 MHz 0 V on pins other than measured pins			20	pF
Output capacitance	C _o				20	pF
I/O capacitance	C _{io}				20	pF

OSCILLATOR CHARACTERISTICS (T_A = -10 to +70 °C, V_{DD} = +5 V ±10 %, V_{SS} = 0 V)

Resonator	Recommended circuit	Parameter	Min.	Max.	Unit
Ceramic resonator or crystal		Oscillator frequency (f _{xx})	8	16	MHz
External clock		X1 input frequency (f _x)	8	16	MHz
		X1 input rise and fall times (t _{xR} , t _{xF})	0	20	ns
		X1 input high- and low-level widths (t _{wXH} , t _{wXL})	25	80	ns

★ **Caution** When using the system clock generator, run wires enclosed in broken lines ([---]) according to the following rules to avoid effects such as stray capacitance:

- Minimize the wiring.
- Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
- Cause the grounding point of the capacitor of the oscillator circuit to have the same potential as V_{SS}. Never connect the capacitor to a ground pattern carrying a large current.
- Never extract a signal from the oscillator.

RECOMMENDED OSCILLATOR CONSTANTS

Ceramic oscillator

Manufacturer	Model name	Frequency [MHz]	Recommended constants	
			C1 [pF]	C2 [pF]
Murata Mfg. Co., Ltd.	CSA8.00MT	8.0	30	30
	CSA12.0MT	12.0		
	CSA16.00MX040	16.0	15	15
	CST8.00MTW	8.0	Contained	Contained
	CST12.0MTW	12.0		
	CST16.00MXW0C3	16.0		

DC CHARACTERISTICS (T_A = -10 to +70 °C, V_{DD} = +5 V ±10 %, V_{SS} = 0 V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Low-level input voltage	V _{IL}		0		0.8	V	
High-level input voltage	V _{IH1}	Note 1	2.2			V	
	V _{IH2}	Note 2	0.8V _{DD}				
Low-level output voltage	V _{OL}	I _{OL} = 2.0 mA			0.45	V	
High-level output voltage	V _{OH}	I _{OH} = -400 μA	V _{DD} - 1.0			V	
Input leakage current	I _{LI}	0 V ≤ V _I ≤ V _{DD}			±10	μA	
Output leakage current	I _{LO}	0 V ≤ V _O ≤ V _{DD}			±10	μA	
V _{DD} supply current	I _{DD1}	Operation mode		45	75	mA	
	I _{DD2}	HALT mode		25	45		
Data retention voltage	V _{DDDR}	STOP mode	2.5			V	
Data retention current	I _{DDDR}	STOP mode	V _{DDDR} = 2.5 V		3	15	μA
			V _{DDDR} = 5.0 V ±10 %		10	50	

Notes 1. Other than the pins listed in Note 2

2. $\overline{\text{RESET}}$, X1, X2, P20/NMI, P21/INTP0, P22/INTP1/TI, P86/INTP2/TO0, P32/SO/SB0, P33/SI/SB1, and P34/SCK

AC CHARACTERISTICS (T_A = -10 to +70 °C, V_{DD} = +5 V ±10 %, V_{SS} = 0 V)
 Discontinuous Read/Write Operation (When the General Memory is Connected)

Parameter	Symbol	Conditions	Min.	Max.	Unit
System clock cycle time	t _{CYK}		125	250	ns
Address setup time (referenced to ASTB ↓)	t _{SAST}		22		ns
Address hold time (referenced to ASTB ↓)	t _{HSTA}		32		ns
Delay from address to \overline{RD} ↓	t _{DAR}		85		ns
Address float time (referenced to \overline{RD} ↓)	t _{FRA}			8	ns
Delay from address to data input	t _{DAID}			222	ns
Delay from \overline{RD} ↓ to data input	t _{DRID}			112	ns
Delay from ASTB ∅ to \overline{RD} ↓	t _{DSTR}		42		ns
Data hold time (referenced to \overline{RD} ↑)	t _{HRID}		0		ns
Delay from \overline{RD} ↑ to address active	t _{DRA}		50		ns
\overline{RD} low-level width	t _{WRL}		147		ns
ASTB high-level width	t _{WSTH}		37		ns
Delay from address to \overline{WR} ↓	t _{DAW}		85		ns
Delay from ASTB ↓ to data output	t _{DSTOD}			102	ns
Delay from \overline{WR} ↓ to data output	t _{DWOD}			40	ns
Delay from ASTB ↓ to \overline{WR} ↓	t _{DSTW}		42		ns
Data setup time (referenced to \overline{WR} ↑)	t _{SODW}		137		ns
Data hold time (referenced to \overline{WR} ↑)	t _{HWOD}		32		ns
Delay from \overline{WR} ↑ to ASTB ↑	t _{DWST}		42		ns
\overline{WR} low-level width	t _{WWL}		147		ns

tcyk-DEPENDENT BUS TIMING DEFINITION

Parameter	Calculation formula	Min./Max.	Unit
tSAST	$0.5T - 40$	Min.	ns
tHSTA	$0.5T - 30$	Min.	ns
tDAR	$T - 40$	Min.	ns
tDAID	$(2.5 + n)T - 90$	Max.	ns
tDRID	$(1.5 + n)T - 75$	Max.	ns
tDSTR	$0.5T - 20$	Min.	ns
tDRA	$0.5T - 12$	Min.	ns
twRL	$(1.5 + n)T - 40$	Min.	ns
twSTH	$0.5T - 25$	Min.	ns
tDAW	$T - 40$	Min.	ns
tDSTOD	$0.5T + 40$	Max.	ns
tDSTW	$0.5T - 20$	Min.	ns
tSODW	$1.5T - 50$	Min.	ns
tHWOD	$0.5T - 30$	Min.	ns
tdwST	$0.5T - 20$	Min.	ns
twWL	$(1.5 + n)T - 40$	Min.	ns

- Remarks**
1. $T = t_{CYK} = 1/f_{CLK}$ (f_{CLK} is the internal system clock frequency obtained by dividing f_{XX} or f_X by 2.)
 2. n represents the number of wait cycles to be defined by user software.
 3. Of the bus timings, only items listed above are dependent on t_{CYK} .

SERIAL OPERATION (T_A = -10 to +70 °C, V_{DD} = +5 V ±10 %, V_{SS} = 0 V)

Parameter	Symbol	Conditions		Min.	Max.	Unit
Serial clock cycle time	tcysk	Input	External clock	1		μs
		Output	Internal clock divided by 8	8T		tcyk
			Internal clock divided by 32	32T		tcyk
Serial clock low-level width	twskl	Input	External clock	420		ns
		Output	Internal clock divided by 8	4T - 80		ns
			Internal clock divided by 32	16T - 100		ns
Serial clock high-level width	twskh	Input	External clock	420		ns
		Output	Internal clock divided by 8	4T - 80		ns
			Internal clock divided by 32	16T - 100		ns
SI setup time (referenced to $\overline{\text{SCK}} \uparrow$)	tsrxsk			80		ns
SI hold time (referenced to $\overline{\text{SCK}} \uparrow$)	tshkrx			80		ns
SO/SB0, SI/SB1 output delay time (referenced to $\overline{\text{SCK}} \downarrow$)	tosbsk1	CMOS push-pull output (3-wire serial I/O mode)		0	210	ns
	tosbsk2	Open drain output (SBI mode), R _L = 1 kΩ		0	600	ns
SB0, SB1 high hold time (referenced to $\overline{\text{SCK}} \uparrow$)	tshbsk	SBI mode		4T		tcyk
SB0, SB1 low setup time (referenced to $\overline{\text{SCK}} \downarrow$)	tssbsk			4T		tcyk
SB0, SB1 low-level width	twsbl			4T - 20		ns
SB0, SB1 high-level width	twsbh			4T - 20		ns

Remark T = tcyk = 1/f_{clk} (f_{clk} is the internal system clock frequency obtained by dividing f_{xx} or f_x by 2.)

OTHER OPERATIONS ($T_A = -10$ to $+70$ °C, $V_{DD} = +5$ V ± 10 %, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	Min.	Max.	Unit
NMI high/low level width	t _{WNH} , t _{WNL}		5		μs
INTP0 high/low level width	t _{WI0H} , t _{WI0L}		8T		tcyk
INTP1 high/low level width	t _{WI1H} , t _{WI1L}		8T		tcyk
INTP2 high/low level width	t _{WI2H} , t _{WI2L}		8T		tcyk
RESET high/low level width	t _{WRSH} , t _{WRSL}		5		μs
T1 high/low level width	t _{WT1H} , t _{WT1L}	In the TM1 event counter mode	8T		tcyk

Remark T = tcyk = 1/fCLK (fCLK is the internal system clock frequency obtained by dividing fxx or fx by 2.)

EXTERNAL CLOCK TIMING ($T_A = -10$ to $+70$ °C, $V_{DD} = +5$ V ± 10 %, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	Min.	Max.	Unit
X1 input high-/low-level width	t _{WXH} , t _{WXL}		25	80	ns
X1 input rising/falling time	t _{XR} , t _{XF}		0	20	ns
X1 input cycle time	tcyx		62	125	ns

A/D CONVERTER CHARACTERISTICS

($T_A = -10$ to $+70$ °C, $V_{DD} = +5$ V ± 10 %, $V_{SS} = AV_{SS} = 0$ V, $V_{DD} - 0.5$ V $\leq AV_{DD} \leq V_{DD}$)


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Resolution			10			bit	
Total error ^{Note 1}		4.5 V $\leq AV_{REF} \leq AV_{DD}$			± 0.4	%FSR	
		3.4 V $\leq AV_{REF} \leq AV_{DD}$			± 0.7	%FSR	
Quantization error					$\pm 1/2$	LSB	
Conversion time	t_{CONV}		144			tcyk	
Sampling time	t_{SAMP}		24			tcyk	
Zero-scale calibration ^{Note 1}		4.5 V $\leq AV_{REF} \leq AV_{DD}$		+1.5	± 2.5	LSB	
		3.4 V $\leq AV_{REF} \leq AV_{DD}$		+1.5	± 4.5	LSB	
Full scale calibration ^{Note 1}		4.5 V $\leq AV_{REF} \leq AV_{DD}$		+1.5	± 2.5	LSB	
		3.4 V $\leq AV_{REF} \leq AV_{DD}$		+1.5	± 4.5	LSB	
Nonlinearity calibration ^{Note 1}		4.5 V $\leq AV_{REF} \leq AV_{DD}$		+1.5	± 2.5	LSB	
		3.4 V $\leq AV_{REF} \leq AV_{DD}$		+1.5	± 4.5	LSB	
★ Analog input voltage ^{Note 2}	V_{IAN}		-0.3		AV_{DD}	V	
Reference voltage	AV_{REF}		3.4		AV_{DD}	V	
AV_{REF} current	AI_{REF}			1.0	3.0	mA	
AV_{DD} supply current	AI_{DD}			2.0	6.0	mA	
A/D converter data retention current	AI_{DDDR}	STOP mode	$AV_{DDDR} = 2.5$ V		2.0	10	μA
			$AV_{DDDR} = 5$ V ± 10 %		10	50	μA

- Notes**
- Quantization error is excluded.
 - When -0.3 V $\leq V_{IAN} \leq 0$ V, the conversion result is 00H.
 When 0 V $< V_{IAN} < AV_{REF}$, the voltage is converted with a 10-bit resolution.
 When $AV_{REF} \leq V_{IAN} \leq AV_{DD}$, the conversion result is 3FFH.

STANDBY FLAG RETENTION CHARACTERISTICS ($T_A = -10$ to $+70$ °C)


Parameter	Symbol	Conditions	Min.	Max.	Unit
Standby flag retention supply voltage	V_{DDDR}		2.5	5.5	V
V_{DD} rising/falling time	t_{RVD} , t_{FVD}		200		ns

AC Timing Test Points




Timing Waveform

Discontinuous read operation




Discontinuous write operation




Serial operation

Three-wire serial I/O mode:




SBI mode:





Bus release signal transfer




Command signal transfer




Interrupt input timing




Reset input timing




External clock timing



Standby flag retention timing




T1 pin input timing



10. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mil)




NOTE

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 ^{+0.004} _{-0.005}
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

64 PIN PLASTIC QFP (14×20)



detail of lead end



NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 ^{+0.008} _{-0.009}
C	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.40±0.10	0.016 ^{+0.004} _{-0.005}
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.8±0.2	0.071 ^{+0.008} _{-0.009}
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.15 ^{+0.10} _{-0.05}	0.006 ^{+0.004} _{-0.003}
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

P64GF-100-3B8,3BE,3BR-2

11. RECOMMENDED SOLDERING CONDITIONS

★

The following conditions (see table below) must be met when soldering this product.

For the details of the recommended soldering conditions refer to our document *SMD surface Mount Technology Manual* (IE-1207).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Table 11-1 Soldering Conditions for Surface-Mount Devices

μPD78327GF-3BF : 64-pin plastic QFP (14 × 20 mm)

μPD78328GF-xxx-3BF: 64-pin plastic QFP (14 × 20 mm)

Soldering process	Soldering conditions	Recommended conditions
Infrared ray reflow	Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (210 °C or more) Maximum allowable number of reflow processes: 2 <Cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.	IR35-00-2
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (200 °C or more) Maximum allowable number of reflow processes: 2 <Cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.	VP15-00-2
Wave soldering	Solder temperature: 260 °C or less Flow time: 10 seconds or less Number of flow process: 1 Preheating temperature: 120 °C max. (measured on the package surface)	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or less Heat time: 3 seconds or less (for one side of a device)	-

Table 11-2 Soldering Conditions for Inserted Devices

μPD78327CW : 64-pin plastic shrink DIP (750 mil)

μPD78328CW-xxx: 64-pin plastic shrink DIP (750 mil)

Soldering process	Soldering conditions
Wave soldering (Only for terminals)	Solder temperature: 260 °C or less Flow time: 10 seconds or less
Partial heating method	Terminal temperature: 300 °C or less Heat time: 3 seconds or less (for each terminal)

Caution In wave soldering, apply solder only to the terminals. Care must be taken that jet solder does not come in contact with the main body of the package.

APPENDIX A DIFFERENCE BETWEEN μPD78328 AND μPD78322

		μPD78328	μPD78322
Package		68-pin shrink DIP 64-pin QFP	68-pin plastic QFJ 74-pin QFP 80-pin QFP
RAM capacity		512 bytes	640 bytes
RPU	Number of timers	3 (16 bits × 3)	2 (18/16 bits, 16 bits)
	Number of compare registers	14 (16 bits × 14)	6 (16 bits × 6)
	Number of capture registers	0	4 (18/16 bits × 4)
	Number of capture/compare registers	1 (16 bits)	2 (18/16 bits × 2)
	Timer output	<ul style="list-style-type: none"> • Mode 0: 7 channels (Set/reset output: 6) (Toggle output: 1) • Mode 1: 8 channels (Buffer output: 7) (Buffer output, set/reset output, toggle output : 1) 	6 channels (Set/reset output, toggle output: 4) (Toggle output: 2)
Real-time output port		4/8 (Buffer output in 4 or 8 bits)	8 (Set/reset output in bits)
Port	Port 0	4-/8-bit input/output (Specified for real-time output port in 4 bits.)	8-bit input/output (Specified for real-time output port in bits.)
	Port 2	3-bit input	8-bit input
	Port 8	8-bit input/output	6-bit input/output
Interrupt request source		<ul style="list-style-type: none"> • External: 4 (including NMI) • Internal : 16 	<ul style="list-style-type: none"> • External: 8 (including NMI) • Internal : 14 (2 pin are also used for external interrupts.)
Test source		Internal: 1	
Macro service function		Provided (more suitable for PWM inverter control than μPD78322)	Provided
Watchdog timer output pin		Not provided	Provided
8-bit high-speed PWM signal output function		1 channel	Not provided
UART Maximum baud rate when external clock frequency is 16 MHz		9600 bps	2400 bps

APPENDIX B TOOLS

★

B.1 DEVELOPMENT TOOLS

The following tools are provided for developing a system that uses the μPD78327 or μPD78328:

Language processor

78K/III series relocatable assembler (RA78K/III)	This relocatable program can be used for all 78K/III series emulators. With its macro functions, it allows the user to improve program development efficiency. A structured-programming assembler is also provided, which enables explicit description of program control structures. This assembler could improve productivity in program production and maintenance.			
	Host machine	OS	Distribution media	
	PC-9800 series	MS-DOSTM	3.5-inch 2HD	μS5A13RA78K3
			5.25-inch 2HD	μS5A10RA78K3
	IBM PC/ATM or compatibles	PC DOSTM	3.5-inch 2HC	μS7B13RA78K3
			5.25-inch 2HC	μS7B10RA78K3
	HP9000 series 700TM	HP-UXTM	DAT	μS3P16RA78K3
	SPARCstationTM	SunOSTM	Cartridge tape (QIC-24)	μS3K15RA78K3
NEWSTM	NEWS-OSTM	μS3R15RA78K3		
78K/III series C compiler (CC78K/III)	This C compiler can be used for all 78K/III series emulators. The compiler converts programs written in C language into object codes executable on the microcomputer. When the compiler is used, the 78K/III series relocatable assembler package (RA78K/III) is needed.			
	Host machine	OS	Distribution media	
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13CC78K3
			5.25-inch 2HD	μS5A10CC78K3
	IBM PC/AT or compatibles	PC DOS	3.5-inch 2HC	μS7B13CC78K3
			5.25-inch 2HC	μS7B10CC78K3
	HP9000 series 700	HP-UX	DAT	μS3P16CC78K3
	SPARCstation	SunOS	Cartridge tape (QIC-24)	μS3K15CC78K3
NEWS	NEWS-OS	μS3R15CC78K3		

Remark It is guaranteed that the relocatable assembler and C compiler run only under the OSs on the corresponding host machines described above.

PROM programming tools

Hardware	PG-1500	The PG-1500 PROM programmer is used together with an accessory board and optional program adapter. It allows the user to program a single chip microcomputer containing PROM independently or from a host machine. The PG-1500 can be used to program typical 256K-bit to 4M-bit PROMs.			
	UNISITE 2900	PROM programmer manufactured by Data I/O Japan.			
	PA-78P328CW PA-78P328GF	Programmer adapter for writing programs to the μPD78P328. Used with a PROM programmer such as the PG-1500. PA-78P328CW : For μPD78P328CW and μPD78P328DW PA-78P328GF : For μPD78P328GF			
Software	PG-1500 controller	This program enables the host machine to control the PG-1500 through the serial and parallel interfaces.			
		Host machine	OS	Distribution media	Part number
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13PG1500
				5.25-inch 2HD	μS5A10PG1500
		IBM PC/AT or compatibles	PC DOS	3.5-inch 2HC	μS7B13PG1500
5.25-inch 2HC	μS7B10PG1500				


Remark It is only guaranteed that the software operates under the OSs on the corresponding host machines described above.

Debugging tools

Hardware	IE-78327-R	In-circuit emulator for developing and debugging an application system. For debugging, connect the emulator to the host machine.			
	EP-78327CW-R	Emulation probe for connecting the IE-78327-R to target systems with a 64-pin plastic shrink DIP.			
	EP-78327GF-R EV-9200G-64	Emulation probe for connecting the IE-78327-R to target systems with a 64-pin plastic QFP. One EV-9200G-64 conversion socket is provided for connection to the target system.			
Software	IE-78327-R control program (IE-controller)	This control program allows the user to control the IE-78327-R from the host machine. Its automatic command execution function ensures more efficient debugging.			
		Host machine	OS	Distribution media	Part number
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE78327
				5.25-inch 2HD	μS5A10IE78327
		IBM PC/AT or compatibles	PC DOS	3.5-inch 2HC	μS7B13IE78327
5.25-inch 2HC	μS7B10IE78327				

Remark It is only guaranteed that the software operates under the OSs on the corresponding host machines described above.

Configuration of development tools



Note The socket is supplied with the emulation probe.

Remarks 1. The PG-1500 can be directly connected to the host machine via the RS-232-C interface.

2. In this figure, the distribution media of software is represented by the 3.5-inch floppy disk.

B.2 EVALUATION TOOLS

The following evaluation tools are provided for evaluating the functions of the μPD78327 and μPD78328:

Part number	Host machine	Function
EB-78327-98	PC-9800 series	When the evaluation tool is connected to the host machine, the functions of the μPD78327 and μPD78328 can easily be evaluated. As the command system of the EB-78327-98/PC conforms to that of the IE-78327-R, the migration can easily be made to the development of the application system with the IE-78327-R. The turbo access manager (μPD71P301) ^{Note} can be mounted on the EB-78327-98/PC.
EB-78327-PC	IBM PC/AT or compatibles	

Note The turbo access manager is maintenance service only.

- Cautions**
1. These products are not development tools for the application system that uses the μPD78327 or μPD78328.
 2. These products do not have the emulation function for executing the program in the internal ROM of the μPD78328.

B.3 EMBEDDED SOFTWARE

To improve the efficiency of program development and simplify the maintenance of systems incorporating this microcontroller, the following embedded software is provided.

Real-time OS

Real-time OS (RX78K/III)	This operating system was designed to provide a multitasking environment for control applications that require real-time processing. System performance is improved by using the idling CPU for other processing. RX78K/III provides system calls that conform to μTRON specifications. The RX78K/III package provides the RX78K/III nucleus and a tool (Configurator) that is used for creating multiple information tables.			
	Host machine	OS	Distribution media	
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13RX78320
			5.25-inch 2HD	μS5A10RX78320
	IBM PC/AT or compatibles	PC DOS	3.5-inch 2HC	μS7B13RX78320
5.25-inch 2HC			μS7B10RX78320	

Caution Before purchasing this software, complete the purchase application sheet and sign the software license agreement.

Remark To use the RX78K/III real-time operating system, the optional RA78K/III assembler package is required.

Fuzzy inference development support system

Tool for creating fuzzy knowledge data (FE9000, FE9200)	This program supports the input/editing and simulation of fuzzy knowledge data (fuzzy rules and membership functions).				
	Host machine	OS		Distribution media	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FE9000
				5.25-inch 2HD	μS5A10FE9000
	IBM PC/AT or compatibles	PC DOS	Windows™	3.5-inch 2HC	μS7B13FE9200
5.25-inch 2HC				μS7B10FE9200	
Translator (FT78K3) ^{Note}	This program converts fuzzy knowledge data, obtained using the tool for creating fuzzy knowledge data, into an assembler source program for RA78K/III.				
	Host machine	OS		Distribution media	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FT78K3
				5.25-inch 2HD	μS5A10FT78K3
	IBM PC/AT or compatibles	PC DOS		3.5-inch 2HC	μS7B13FT78K3
5.25-inch 2HC				μS7B10FT78K3	
Fuzzy inference module (FI78K/III) ^{Note}	This program performs fuzzy inference by linking the fuzzy knowledge data converted by Translator.				
	Host machine	OS		Distribution media	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FI78K3
				5.25-inch 2HD	μS5A10FI78K3
	IBM PC/AT or compatibles	PC DOS		3.5-inch 2HC	μS7B13FI78K3
5.25-inch 2HC				μS7B10FI78K3	
Fuzzy inference debugger (FD78K/III)	This software supports the evaluation and adjustment of fuzzy knowledge data at the hardware level, by using an in-circuit emulator.				
	Host machine	OS		Distribution media	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FD78K3
				5.25-inch 2HD	μS5A10FD78K3
	IBM PC/AT or compatibles	PC DOS		3.5-inch 2HC	μS7B13FD78K3
5.25-inch 2HC				μS7B10FD78K3	

Note Under development

[MEMO]

Cautions on CMOS Devices**① Countermeasures against static electricity for all MOSs**

Caution When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins. Also handle boards on which MOS devices are mounted in the same way.

② CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level. Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the V_{DD} or GND pin through a resistor. If handling of unused pins is documented, follow the instructions in the document.

③ Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on. Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined. When you turn on a device having a reset function, be sure to reset the device first.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of SONY Corporation.

TRON stands for The Realtime Operating system Nucleus.

ITRON stands for Industrial TRON.

NEC
NEC Electronics Inc.
CORPORATE HEADQUARTERS*

2880 Scott Boulevard
P.O. Box 58062
Santa Clara, CA 95052-8062
TEL 408-588-6000
* As of September 3, 1996

For literature, call toll-free 7 a.m. to 6 p.m. Pacific time: **1-800-366-9782**
or FAX your request to: **1-800-729-9288**

No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. ALL DEVICES SOLD BY NECEL ARE COVERED BY THE PROVISIONS APPEARING IN NECEL TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATION OF LIABILITY, WARRANTY, AND PATENT PROVISIONS. NECEL makes no warranty, express, statutory, implied or by description, regarding information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitments to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, machine tools, industrial robots, audio and visual equipment, and other consumer products. For automotive and transportation equipment, traffic control systems, anti-disaster and anti-crime systems, it is recommended that the customer contact the responsible NECEL salesperson to determine the reliability requirements for any such application and any cost adder. NECEL does not recommend or approve use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If customers wish to use NECEL devices in applications not intended by NECEL, customer must contact the responsible NECEL sales people to determine NECEL's willingness to support a given application.

86