NEC

MOS INTEGRATED CIRCUIT

μPD78CP18(A)

8-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μPD78CP18(A) is a version of the μPD78C18(A) in which the internal mask ROM is replaced by one-time PROM.

The one-time PROM version can be programmed once only by users, and is ideally suited for small-scall of many differnt products, and rapid development and time-to-market of a new product.

The detailed functions are descrived in the following user's manual. Read this manual before starting design work.

87AD series μPD78C18 user's manual: IEU-1314

FEATURES

- High reliability compared to the μPD78CP18
- Compatible with the μPD78C11A(A), 78C12A(A), 78C14(A), 78C18(A)
- Internal PROM: 32768 W × 8
  - Internal PROM capacity can be changed by software to conform to the μPD78C11A(A), 78C12A(A), 78C14(A), 78C18(A).
- PROM programming characteristics: μPD27C256A compatible
- Power supply voltage range: 5 V ± 10 %
- Supports QTOP™ microcomputer ★

Remark QTOP microcomputer is the generic name of NEC's single-chip microcomputers for which NEC provides total service including writing, marking, screening, and inspection.

ORDERING INFORMATION

Part Number	Package	Internal ROM
μPD78CP18GF(A)-3BE	64-pin plastic QFP (14 × 20 mm)	One-time PROM
μPD78CP18GQ(A)-36	64-pin plastic QUIP	One-time PROM

QUALITY GRADE

Part Number	Quality Grade
μPD78CP18GF(A)-3BE	Special
μPD78CP18GQ(A)-36	Special

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

The mark ★ shows major revised points.

Document No. IC-3233A
(O. D. No. IC-8702A)
Date Published March 1995 P
Printed in Japan

PIN CONFIGURATION (TOP VIEW)




μPD78CP18GF(A)-3BE
PD2/O2
PD1/O1
PD0/O0
PF7
PF6/A14
PF5/A13
PF4/A12
PF3/A11
PF2/A10
PF1
PF0/A8
ALE
WR
RD
AVDD
VAREF
AN7
AN6
AN5
O3/PD3
O4/PD4
O5/PD5
O6/PD6
O7/PD7
VPP/STOP
VDD
A0/PA0
A1/PA1
A2/PA2
A3/PA3
A4/PA4
A5/PA5
AN4
AN3
AN2
AN1
AN0
AVSS
VSS
X1
X2
MODE0
RESET
MODE1
INT1
A6/PA6
A7/PA7
PB0
PB1
PB2
PB3
PB4
PB5
CE/PB6
OE/PB7
PC0/TxD
PC1/RxD
PC2/SCK
PC3/INT2
PC4/TO
PC5/CI
PC6/CO0
PC7/CO1
A9/NM1

BLOCK DIAGRAM



Note Can be used only when RAE bit of MM register is 1.
External memory is needed in case of 0.

DIFFERENCES BETWEEN THE μPD78CP18(A) AND μPD78CP18

Item \ Product Name	μPD78CP18(A)	μPD78CP18
Quality grade	Special	Standard
Electrical specifications	Input leakage current AN7 to AN0: ±1 μA (MAX.)	Input leakage current AN7 to AN0; ±10 μA (MAX.)
Package	• 64-pin plastic QFP (14 × 20 mm) • 64-pin plastic QUIP	• 64-pin plastic shrink DIP (750 mil) • 64-pin plastic QUIP • 64-pin plastic QFP (14 × 20 mm) • 64-pin ceramic shrink DIP with window (750 mil) • 64-pin ceramic WQFN

CONTENTS

1. LIST OF PORT FUNCTIONS

1.1 PORT FUNCTIONS

Pin Name	I/O	Function
PA7 to PA0 (Port A)	Input/Output	8-bit input-output port, which can specify input/output bit-wise.
PB7 to PB0 (Port B)		
PC7 to PC0 (Port C)		
PD7 to PD0 (Port D)		8-bit input-output port, which can specify input/output in byte units.
PF7 to PF0 (Port F)		8-bit input-output port, which can specify input/output bit-wise.

Remark These port pins have alternate function pins as shown in **1.2 "NON-PORT FUNCTIONS (IN NORMAL OPERATION)"** and **1.3 "NON-PORT FUNCTIONS (DURING PROM WRITE/VERIFY AND READ)"**.

1.2 NON-PORT FUNCTIONS (IN NORMAL OPERATION)

Pin Name	I/O	Alternate Function Pin	Function
TxD (Transmit Data)	Output	PC0	Serial data output pin
RxD (Receive Data)	Input	PC1	Serial data input pin
$\overline{SCK}$ (Serial Clock)	Input/output	PC2	Serial clock input/output pin. Output when internal clock is used, input when external clock is used.
$\overline{INT2}$ (Interrupt Request)	Input	PC3	Edge trigger (falling edge) maskable interrupt input pin
TI (Timer Input)	Input		Timer external clock input pin
Zero-cross	Input		AC input zero-cross detection pin
TO (Timer Output)	Output	PC4	During timer count time, square wave with one internal clock cycle as one half cycle is output.
CI (Counter Input)	Input	PC5	Timer/event counter external pulse input pin
CO0 and CO1 (Counter Output 0, 1)	Output	PC6 and PC7	Square wave output programmable by timer/event counter.
AD7 to AD0 (Address/Data Bus 7 to 0)	Input/output	PD7 to PD0	Multiplexed address/data bus when external memory is used
AB15 to AB8 (Address Bus 15 to 8)	Output	PF7 to PF0	Address bus when external memory is used
$\overline{WR}$ (Write Strobe)	Output		Strobe signal which is output for write operation of external memory. It becomes high in any cycle other than the data write machine cycle of external memory. When $\overline{RESET}$ signal is either low or in the hardware STOP mode, this signal becomes high-impedance.
$\overline{RD}$ (Read Strobe)	Output		Strobe signal which is output for read operation of external memory. It becomes high in any cycle other than the data read machine cycle of external memory. When $\overline{RESET}$ signal is either low or in the hardware STOP mode, this signal becomes output high-impedance.
ALE (Address Latch Enable)	Output		Strobe signal to latch externally the lower address information which is output to PD7 to PD0 pins to access external memory. When $\overline{RESET}$ signal is either low or in the hardware STOP mode, this signal becomes high-impedance.
MODE0 MODE1 (Mode)	Input Input/output		Set MODE0 pin to "0" (low level), and MODE1 pin to "1" (high level)[Note]
$\overline{NMI}$ (Non-Maskable Interrupt)	Input		Non-maskable interrupt input pin of the edge trigger (falling edge)

Note Pull-up. Pull-up resister R is 4 [kΩ] ≤ R ≤ 0.4 t_{CYC} [kΩ] (t_{CYC} is ns unit).

Pin Name	I/O	Alternate Function Pin	Function
INT1 (Interrupt Request)	Input		A maskable interrupt input pin of the edge trigger (rising edge). Also, it can be used as a zero-cross detection pin for AC input.
AN7 to AN0 (Analog Input)	Input		8 pins of analog input to A/D converter. AN7 to AN4 can be used as edge detection (falling edge) input.
V_{AREF} (Reference Voltage)	Input		A common pin serving both as a reference voltage input pin for A/D converter and as a control pin for A/D converter operation.
AV_{DD} (Analog V_{DD})			Power supply pin for A/D converter.
AV_{SS} (Analog V_{SS})			GND pin for A/D converter.
X1, X2 (Crystal)			Crystal connection pins for system clock oscillation. X1 should be input when a clock is supplied from outside. Inverted clock of X1 should be input in X2.
$\overline{RESET}$ (Reset)	Input		Low-level active system reset input.
$\overline{STOP}$ (Stop)	Input		Hardware STOP mode control signal input pin. When the low level is input to this pin, the oscillation stops.
V_{DD}			Positive power supply pin.
V_{SS}			GND pin.

1.3 NON-PORT FUNCTIONS (DURING PROM WRITE/VERIFY AND READ)

Pin Name	I/O	Alternate Function Pin	Function
A7 to A0	Input	PA7 to PA0	Address lower 8 bit input pins
$\overline{CE}$	Input	PB6	Chip enable signal input pin
$\overline{OE}$	Input	PB7	Output enable signal input pin
O7 to O0	Input/output	PD7 to PD0	Data input/output pins
A14 to A10	Input	PF6 to PF2	Address higher 7 bit input pins
A8		PF0	
A9	Input	$\overline{NMI}$	
MODE0 MODE1	Input		Set MODE0 pin to “1” (high level), and MODE1 pin to “0” (low level).
$\overline{RESET}$	Input		Set to “0” (low level).
V_{PP}		$\overline{STOP}$	High-voltage application pin "1" (high level) is input when EPROM is read.

1.4 HANDLING OF UNUSED PINS

Pin	Recommended Connection
PA7 to PA0 PB7 to PB0 PC7 to PC0 PD7 to PD0 PF7 to PF0	Connect to V_{SS} or V_{DD} via resistor.
$\overline{RD}$ $\overline{WR}$ ALE	Leave open.
$\overline{STOP}$	Connect to V_{DD}.
INT1, $\overline{NMI}$	Connect to V_{SS} or V_{DD}.
AV_{DD}	Connect to V_{DD}.
V_{AREF} AV_{SS}	Connect to V_{SS}.
AN7 to AN0	Connect to AV_{SS} or AV_{DD}.

2. MEMORY CONFIGURATION

The μPD78CP18(A) memory can operate in the following 4 modes according to the mode specification.

- ○ μPD78C11A mode (see **Figure 2-1**)
- ○ μPD78C12A mode (see **Figure 2-2**)
- ○ μPD78C14 mode (see **Figure 2-3**)
- ○ μPD78C18 mode (see **Figure 2-4**)

In addition, the internal PROM and internal RAM address ranges can be specified for efficient mapping of external memory (excluding PROM) (see **3.2 "MEMORY MAPPING REGISTER (MM)"**).

The vector area and call table area are common to all modes.

Setting the hardware/software STOP mode or HALT mode enables internal RAM data to be retained at a low consumption current.

Figure 2-1. Memory Map (μPD78C11A Mode)



Figure 2-2. Memory Map (μPD78C12A Mode)



Figure 2-3. Memory Map (μPD78C14 Mode)



Figure 2-4. Memory Map (μPD78C18 Mode)



3. MEMORY EXTENSION

The μPD78CP18(A) allows external memory extension by means of the MEMORY MAPPING register (MM) or the MODE0 and MODE1 pins. Also, the internal PROM and internal RAM access areas can be specified by means of bits MM7, MM6 and MM5 of the MEMORY MAPPING register.

3.1 MODE PINS

The μPD78CP18(A) can be switched between programming mode and normal operation mode according to the specification of the MODE0 and MODE1 pins.

Table 3-1 shows the modes set by the MODE pins.

Table 3-1. Modes Set By MODE Pins

MODE1	MODE2	Operating Mode
L	L	Setting prohibited
L	H	Programming mode[Note]
H	L	Normal operation mode
H	H	Setting prohibited

Note See **4. "PROM PROGRAMMING"**.

When MODE0 and MODE1 are driven high, a 4 [kΩ] ≤ R ≤ 0.4 t_{CYC} [kΩ] pull-up resistor should be used (t_{CYC}: ns units).

3.2 MEMORY MAPPING REGISTER (MM)

The MEMORY MAPPING register is an 8-bit register which performs the following controls:

- Port/extension mode specification for PD7 to PD0 and PF7 to PF0
- Enabling/disabling of internal RAM accesses
- Specification of internal PROM and RAM access areas

The configuration of the MEMORY MAPPING register is shown in Figure 3-1.

(1) Bits MM2 to MM0

These bits control the PD7 to PD0 port/extension mode specification, input/output specification, and the PF7 to PF0 address output specification.

As shown in Figure 3-1, there is a choice of four capacities for the connectable external memory:

- 256 bytes
- 4 Kbytes
- 16 Kbytes
- 32 K/48 K/56 K/60 Kbytes (set by bits MM7 to MM5)

Ports of PF7 to PF0 not used as address outputs can be used as general-purpose ports.

When $\overline{\text{RESET}}$ signal is input or in the hardware STOP mode, these bits are reset to (0) and PD7 to PD0 are set to input port mode (high-impedance).

(2) MM3 bit (RAE)

This bit enables (RAE = 1) and disables (RAE = 0) internal RAM access. This bit should be set to "0" during standby operation and when externally connected RAM, not internal RAM, is used.

In normal operation this bit retains its value when $\overline{\text{RESET}}$ signal is input. However, the RAE bit is undefined after a power-on reset, and must therefore be initialized by an instruction.

(3) Bits MM7 to MM5

These bits specify the access area of the internal PROM.

When $\overline{\text{STOP}}$ or $\overline{\text{RESET}}$ signal is input, these bits are reset, selecting the 32-Kbyte mode (μPD78C18 mode).

These bits are only valid in the μPD78CG14, 78CP14, 78CP18, 78CP14(A), and 78CP18(A); if data is written to these bits in the μPD78C11A(A), 78C12A(A), 78C14(A), or 78C18(A), it will be ignored. Therefore, a program developed on the μPD78CP18(A) can be directly ported to mask ROM.

Figure 3-1. MEMORY MAPPING Register Format



0 0 0	Port mode	Single-chip	PD7 to PD0 = Input port PF7 to PF0 = Port mode		
0 0 1			PD7 to PD0 = Output port PF7 to PF0 = Port mode		
0 1 0	Extension mode	256 bytes	PD7 to PD0 = Extension mode PF7 to PF0 = Port mode		
1 0 0		4 Kbytes	PD7 to PD0 = } Extension PF3 to PF0 = } mode PF7 to PF4 = Port mode		
1 1 0		16 Kbytes	PD7 to PD0 = } Extension PF5 to PF0 = } mode PF7 & PF6 = Port mode		
1 1 1		32 K/48 K/ 56K/60K[Note] bytes	PD7 to PD0 = } Extension PF7 to PF0 = } mode		

Note Depends on MM7 to MM5 bit-setting

Internal RAM Access

0	Disable
1	Enable

Internal PROM/RAM Access Areas

MM7	MM6	MM5	Internal PROM Access Area	Internal RAM Access Area
0	0	0	0000H to 7FFFH (32 Kbytes: μPD78C18 mode)	FC00H to FFFFH (1 Kbyte)
0	0	1	0000H to 3FFFH (16 Kbytes: μPD78C14 mode)	FF00H to FFFFH (256 bytes)
0	1	1	0000H to 1FFFH (8 Kbytes: μPD78C12A mode)	FF00H to FFFFH (256 bytes)
1	0	1	0000H to 0FFFH (4 Kbytes: μPD78C11A mode)	FF00H to FFFFH (256 bytes)
Other than above			Setting Prohibited	

Figure 3-2. External Extension Modes Set by MEMORY MAPPING Register



Caution The internal PROM and internal RAM access areas are determined by MM7 to MM5.

4. PROM PROGRAMMING

The μPD78CP18(A) incorporates 32768×8-bit PROM as a program memory. The pins shown in Table 4-1 are used for write/verify operations on this PROM.

μPD78CP18(A) program timing is compatible with the μPD27C256A.

Please read the following in conjunction with documentation of the μPD27C256A.

Table 4-1. Pins Used in PROM Programming

Pin Name	Function
$\overline{\text{RESET}}$	Low-level input (at write/verify and read)
MODE0	High-level input (at write/verify and read)
MODE1	Low-level input (at write/verify and read)
V_{PP}Note	High-voltage input (at write/verify), high-level input (at read)
$\overline{\text{CE}}$Note	Chip enable input
$\overline{\text{OE}}$Note	Output enable input
A14 to A0Note	Address input
O7 to O0Note	Data input (at write), data output (at verify, read)
V_{DD}Note	Supply voltage input

Note These pins correspond to the μPD27C256A.

Caution The μPD78CP18(A) one-time PROM version is not equipped with an erasure window, and therefore ultraviolet erasure cannot be performed on it.

4.1 PROM PROGRAMMING OPERATING MODES

The PROM programming operating mode is set as shown in Table 4-2. Pins not used for programming should be handled as shown in Table 4-3.

Table 4-2. PROM Programming Modes

Operating Mode	$\overline{CE}$[Note]	$\overline{OE}$[Note]	V_{PP}[Note]	V_{DD}[Note]	$\overline{RESET}$	MODE0	MODE1
Program	L	H	+12.5 V	+6 V	L	H	L
Program verify	H	L					
Program inhibit	H	H					
Read	L	L	+5 V	+5 V			
Output disable	L	H					
Standby	H	L/H					

Note These pins correspond to the μPD27C256A.

Caution When +12.5 V is applied to V_{PP} and +6 V is applied to V_{DD}, setting both $\overline{CE}$ and $\overline{OE}$ to "L" is prohibited.

Table 4-3. Recommended Connection of Unused Pins (in PROM Programming Mode)

Pin	Recommended Connection
INT1	Connect to V_{SS}.
X1	
AN0 to AN7	
V_{AREF}	
AV_{DD}	
AV_{SS}	
Pins other than the above	Connect to V_{SS} via individual resistor.
X2	Leave open.

4.2 PROM WRITING PROCEDURE

The PROM writing procedure is as shown below, allowing high-speed writing.

(1) Connect unused pins to V_{SS} via a pull-down resistor, and supply +6 V to V_{DD} and +12.5 V to V_{PP}.
(2) Provide the initial address.
(3) Provide the write data.
(4) Provide a 1-ms program pulse (active low) to the $\overline{CE}$ pin.
(5) Verify mode. If written, go to (7); if not written, repeat (3) to (5). If the write operation has failed 25 times, go to (6).
(6) Halt write operation due to defective device.
(7) Provide write data and program pulse of X times x 3 ms (X; repeated times from (3) to (5)) (additional write).
(8) Increment the address.
(9) Repeat (3) to (8) until the final address.

Figure 4-1. PROM Write/Verify Timing



4.3 PROM READING PROCEDURE

PROM contents can be read onto the external data bus (O7 to O0) using the following procedure.

(1) Connect unused pins to V_{SS} via a pull-down resistor.
(2) Supply +5 V to the V_{DD} and V_{PP} pins.
(3) Input address of data to be read to pins A14 to A0.
(4) Read mode
(5) Output data to pins O7 to O0.

Timing for steps (2) to (5) above is shown in Figure 4-2.

Figure 4-2. PROM Read Timing



5. SCREENING OF ONE-TIME PROM VERSIONS

Because of their construction, one-time PROM versions cannot be fully tested by NEC before shipment. After the necessary data has been written, it is recommended that screening be implemented in which PROM verification is performed after high-temperature storage under the following conditions.

Storage Temperature	Storage Time
125 °C	24 hours

★ NEC provides writing, marking, screening, and inspection services for single-chip microcomputers labeld QTOP microcomputers. For details, consult NEC.

6. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS	UNIT
Power supply voltage	V_{DD}		–0.5 to +7.0	V
	AV_{DD}		AV_{SS} to V_{DD} + 0.5	V
	AV_{SS}		–0.5 to +0.5	V
	V_{PP}		–0.5 to +13.5	V
Input voltage	V_I	Other than $\overline{NMI}$/A9 pin	–0.5 to V_{DD} + 0.5	V
		$\overline{NMI}$/A9 pin	–0.5 to +13.5	V
Output voltage	V_O		–0.5 to V_{DD} + 0.5	V
Output current low	I_{OL}	All output pins	4.0	mA
		Total of all output pins	100	mA
Output current high	I_{OH}	All output pins	–2.0	mA
		Total of all output pins	–50	mA
A/D converter reference input voltage	V_{AREF}		–0.5 to AV_{DD} + 0.3	V
Ambient operating temperature	T_A		–40 to +85	°C ★
Storage temperature	T_{stg}		–65 to +150	°C

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product with these rated values never exceeded. ★

OSCILLATOR CHARACTERISTICS **(T_A = –40 to +85 °C, V_{DD} = AV_{DD} = +5.0 V ± 10 %, V_{SS} = AV_{SS} = 0 V, V_{DD} –0.8 V ≤ AV_{DD} ≤ V_{DD}, 3.4 V ≤ V_{AREF} ≤ AV_{DD})**

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
Ceramic or crystal resonator		Oscillator frequency (f_{XX})	A/D converter not used	4	15	MHz
			A/D converter used	5.8	15	
External clock		X1 input frequency (f_X)	A/D converter not used	4	15	MHz
			A/D converter used	5.8	15	
		X1 rise time, fall time (t_r, t_f)		0	20	ns
		X1 input high-, low-level width ($t_{\phi H}$, $t_{\phi L}$)		20	250	ns

Cautions 1. Place the oscillator as close as possible to the X1 and X2 pins.

2. Ensure that no other signal lines pass through the shaded area.

CAPACITANCE (T_A = 25 °C, V_{DD} = V_{SS} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C_I	f_C = 1 MHz Unmeasured pins returned to 0 V			10	pF
Output capacitance	C_O				20	pF
Input-output capacitance	C_{IO}				20	pF

DC CHARACTERISTICS (T_A = –40 to +85 °C, V_{DD} = AV_{DD} = +5.0 V ± 10 %, V_{SS} = AV_{SS} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Input voltage low	V_{IL1}	All except $\overline{\text{RESET}}$, $\overline{\text{STOP}}$, $\overline{\text{NMI}}$, $\overline{\text{SCK}}$, INT1, TI, AN4 to AN7		0		0.8	V
	V_{IL2}	$\overline{\text{RESET}}$, $\overline{\text{STOP}}$, $\overline{\text{NMI}}$, $\overline{\text{SCK}}$, INT1, TI, AN4 to AN7		0		0.2V_{DD}	V
Input voltage high	V_{IH1}	All except $\overline{\text{RESET}}$, $\overline{\text{STOP}}$, $\overline{\text{NMI}}$, $\overline{\text{SCK}}$, INT1, TI, AN4 to AN7, X1, X2		2.2		V_{DD}	V
	V_{IH2}	$\overline{\text{RESET}}$, $\overline{\text{STOP}}$, $\overline{\text{NMI}}$, $\overline{\text{SCK}}$, INT1, TI, AN4 to AN7, X1, X2		0.8 V_{DD}		V_{DD}	V
Output voltage low	V_{OL}	I_{OL} = 2.0 mA				0.45	V
Output voltage high	V_{OH}	I_{OH} = –1.0 mA		V_{DD} – 1.0			V
		I_{OH} = –100 μA		V_{DD} – 0.5			V
Input current	I_I	INT1[Note1], TI(PC3)[Note2]; 0 V ≤ V_I ≤ V_{DD}				±200	μA
Input leakage current	I_{LI}	All except INT1, TI (PC3), AN7 to AN0; 0 V ≤ V_I ≤ V_{DD}				±10	μA
		AN7 to AN0; 0 V ≤ V_I ≤ V_{DD}				±1	μA
Output leakage current	I_{LO}	0 V ≤ V_O ≤ V_{DD}				±10	μA
AV_{DD} power supply current	AI_{DD1}	Operating mode f_{XX} = 15 MHz			0.5	1.3	mA
	AI_{DD2}	STOP mode			10	20	μA
V_{DD} power supply current	I_{DD1}	Operating mode f_{XX} = 15 MHz			16	35	mA
	I_{DD2}	HALT mode f_{XX} = 15 MHz			7	13	mA
Data retention voltage	V_{DDDR}	Hardware/software STOP mode		2.5			V
Data retention current	I_{DDDR}	Hardware/software[Note3]	V_{DDDR} = 2.5 V		1	15	μA
		STOP mode	V_{DDDR} = 5 V ± 10 %		10	50	μA ★

Notes 1. If self-bias should be generated by ZCM register.

2. If the control mode is set by MCC register, and self-bias should be generated by ZCM register.

3. If self-bias is not generated.

AC CHARACTERISTICS (T_A = –40 to +85 °C, V_{DD} = AV_{DD} = +5.0 V ± 10 %, V_{SS} = AV_{SS} = 0 V)
READ/WRITE OPERATION:

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input cycle time	t_{CYC}		66	167	ns
Address setup time (to ALE↓)	t_{AL}	f_{XX} = 15 MHz, CL = 150 pF	30		ns
Address hold time (from ALE↓)	t_{LA}		35		ns
$\overline{RD}$↓ delay time from address	t_{AR}		100		ns
Address float time from $\overline{RD}$↓	t_{AFR}	C_L = 150 pF		20	ns
Data input time from address	t_{AD}	f_{XX} = 15 MHz, C_L = 150 pF		250	ns
Data input time from ALE↓	t_{LDR}			135	ns
Data input time from $\overline{RD}$↓	t_{RD}			120	ns
$\overline{RD}$↓ delay time from ALE↓	t_{LR}		15		ns
Data hold time (from $\overline{RD}$↑)	t_{RDH}	C_L = 150 pF	0		ns
ALE↑ delay time from $\overline{RD}$↑	t_{RL}	f_{XX} = 15 MHz, C_L = 150 pF	80		ns
$\overline{RD}$ low-level width	t_{RR}	In data read f_{XX} = 15 MHz, C_L = 150 pF	215		ns
		In OP code fetch f_{XX} = 15 MHz, C_L = 150 pF	415		ns
ALE high-level width	t_{LL}	f_{XX} = 15 MHz, C_L = 150 pF	90		ns
$\overline{WR}$↓ delay time from address	t_{AW}	f_{XX} = 15 MHz, C_L = 150 pF	100		ns
Data output time from ALE↓	t_{LDW}			197	ns
Data output time from $\overline{WR}$↓	t_{WD}	C_L = 150 pF		140	ns
$\overline{WR}$↓ delay time from ALE↓	t_{LW}	f_{XX} = 15 MHz, C_L = 150 pF	15		ns
Data setup time (to $\overline{WR}$↑)	t_{DW}		127		ns
Data hold time (from $\overline{WR}$↑)	t_{WDH}		60		ns
ALE↑ delay time from $\overline{WR}$↑	t_{WL}		80		ns
$\overline{WR}$ low-level width	t_{WW}		215		ns

ZERO-CROSS CHARACTERISTICS :

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Zero-cross detection input	V_{ZX}	AC coupling 60-Hz sine wave	1	1.8	VAC_{P-P}
Zero-cross accuracy	A_{ZX}			±135	mV
Zero-cross detection input frequency	f_{ZX}		0.05	1	kHz

SERIAL OPERATION :

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	MAX.	UNIT
$\overline{SCK}$ cycle time	t_{CYK}	$\overline{SCK}$ input	**Note1**	800		ns
			Note2	400		ns
		$\overline{SCK}$ output		1.6		μs
$\overline{SCK}$ low-level width	t_{KKL}	$\overline{SCK}$ input	**Note1**	335		ns
			Note2	160		ns
		$\overline{SCK}$ output		700		ns
$\overline{SCK}$ high-level width	t_{KKH}	$\overline{SCK}$ input	**Note1**	335		ns
			Note2	160		ns
		$\overline{SCK}$ output		700		ns
RxD setup time (to $\overline{SCK}\uparrow$)	t_{RXK}	**Note1**		80		ns
RxD hold time (from $\overline{SCK}\uparrow$)	t_{KRX}	**Note1**		80		ns
TxD delay time from $\overline{SCK}\downarrow$	t_{KTX}	**Note1**			210	ns

Notes 1. If clock rate is × 1 in asynchronous mode, synchronous mode, or I/O interface mode.

2. If clock rate is × 16 or × 64 in asynchronous mode.

Remark The numeric values in the table are those when f_{XX} = 15 MHz, CL = 100 pF.

OTHER OPERATION :

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
TI high-, low-level width	t_{TIH}, t_{TIL}		6		t_{CYC}
CI high-, low-level width	t_{CI1H}, t_{CI1L}	• Event counter mode • Frequency test mode	6		t_{CYC}
	t_{CI2H}, t_{CI2L}	• Pulse width test mode • ECNT latch and clear input • INTEIN set input	48		t_{CYC}
$\overline{NMI}$ high-, low-level width	t_{NIH}, t_{NIL}		10		μs
INT1 high-, low-level width	t_{I1H}, t_{I1L}		36		t_{CYC}
$\overline{INT2}$ high-, low-level width	t_{I2H}, t_{I2L}		36		t_{CYC}
AN4 to AN7, low-level width	t_{ANH}, t_{ANL}		36		t_{CYC}
$\overline{RESET}$ high-, low-level width	t_{RSH}, t_{RSL}		10		μs

A/D CONVERTER CHARACTERISTICS (T_A = –40 to +85 °C, V_{DD} = +5.0 V ± 10 %, V_{SS} = AV_{SS} = 0 V, V_{DD} – 0.5 V ≤ AV_{DD} ≤ V_{DD}, 3.4 V ≤ V_{AREF} ≤ AV_{DD})

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Resolution			8			Bits
Absolute accuracy[Note]		3.4 V ≤ V_{AREF} ≤ AV_{DD}, 66 ns ≤ t_{CYC} ≤ 167 ns			±0.8 %	FSR
		4.0 V ≤ V_{AREF} ≤ AV_{DD}, 66 ns ≤ t_{CYC} ≤ 167 ns			±0.6 %	FSR
		T_A = –10 to +70 °C, 4.0 V ≤ V_{AREF} ≤ AV_{DD}, 66 ns ≤ t_{CYC} ≤ 167 ns			±0.4 %	FSR
Conversion time	t_{CONV}	66 ns ≤ t_{CYC} ≤ 110 ns	576			t_{CYC}
		110 ns ≤ t_{CYC} ≤ 167 ns	432			t_{CYC}
Sampling time	t_{SAMP}	66 ns ≤ t_{CYC} ≤ 110 ns	96			t_{CYC}
		110 ns ≤ t_{CYC} ≤ 167 ns	72			t_{CYC}
Analog input voltage	V_{IAN}		–0.3		V_{AREF} + 0.3	V
★ Analog input impedance	R_{AN}			50		MΩ
Reference voltage	V_{AREF}		3.4		AV_{DD}	V
V_{AREF} current	I_{AREF1}	Operating mode		1.5	3.0	mA
	I_{AREF2}	STOP mode		0.7	1.5	mA
AV_{DD} power supply current	AI_{DD1}	Operating mode f_{XX} = 15 MHz		0.5	1.3	mA
	AI_{DD2}	STOP mode		10	20	μA

Note Quantization error (±1/2 LSB) is not included.

AC Timing Test Point



t_{CYC}-Dependent AC Characteristics Expression

PARAMETER	EXPRESSION	MIN./MAX.	UNIT
t_{AL}	2T – 100	MIN.	ns
t_{LA}	T – 30	MIN.	ns
t_{AR}	3T – 100	MIN.	ns
t_{AD}	7T – 220	MAX.	ns
t_{LDR}	5T – 200	MAX.	ns
t_{RD}	4T – 150	MAX.	ns
t_{LR}	T – 50	MIN.	ns
t_{RL}	2T – 50	MIN.	ns
t_{RR}	4T – 50 (In data read)	MIN.	ns
	7T – 50 (In OP code fetch)		
t_{LL}	2T – 40	MIN.	ns
t_{AW}	3T – 100	MIN.	ns
t_{LDW}	T + 130	MAX.	ns
t_{LW}	T – 50	MIN.	ns
t_{DW}	4T – 140	MIN.	ns
t_{WDH}	2T – 70	MIN.	ns
t_{WL}	2T – 50	MIN.	ns
t_{WW}	4T – 50	MIN.	ns
t_{CYK}	12T ($\overline{SCK}$ input)[Note1]	MIN.	ns
	6T ($\overline{SCK}$ input)[Note2]		
	24T ($\overline{SCK}$ output)		
t_{KKL}	5T + 5 ($\overline{SCK}$ input)[Note1]	MIN.	ns
	2.5T + 5 ($\overline{SCK}$ input)[Note2]		
	12T – 100 ($\overline{SCK}$ output)		
t_{KKH}	5T + 5 ($\overline{SCK}$ input)[Note1]	MIN.	ns
	2.5T + 5 ($\overline{SCK}$ input)[Note2]		
	12T – 100 ($\overline{SCK}$ output)		

Notes 1. If clock rate is ×1, in asynchronous mode, synchronous mode, or I/O interface mode.
2. If clock rate is ×16, ×64 in asynchronous mode.

Remarks 1. $T = t_{CYC} = 1/f_{XX}$
2. Other items which are not listed in this table are not dependent on oscillator frequency (f_{XX}).

Timing Waveforms

Read Operation



Write Operation



Serial Operation



Timer Input Timing



Timer/Event Counter Input Timing

Event Counter Mode



Pulse Width Test Mode



Interrupt Input Timing



Reset Input Timing



External Clock Timing



DATA MEMORY STOP MODE LOW POWER SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (T_A = –40 to +85 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention power supply voltage	V_{DDDR}		2.5		5.5	V
Data retention power supply current	I_{DDDR}	V_{DDDR} = 2.5 V		1	15	μA
		V_{DDDR} = 5 V ± 10 %		10	50	μA ★
V_{DD} rise/fall time	t_{RVD}, t_{FVD}		200			μs
$\overline{STOP}$ setup time (to V_{DD})	t_{SSTVD}		12T + 0.5 **Note**			μs
$\overline{STOP}$ hold time (from V_{DD})	t_{HVDST}		12T + 0.5 **Note**			μs

Note T= t_{CYC} = 1/fxx

Data Retention Timing



DC PROGRAMMING CHARACTERISTICS (T_A = 25 ± 5 °C, MODE1 = V_{IL}, MODE0 = V_{IH}, V_{SS} = 0 V)

PARAMETER	SYMBOL	SYMBOL[Note]	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	V_{IH}	V_{IH}		2.4		V_{DDP} + 0.3	V
Input voltage low	V_{IL}	V_{IL}		–0.3		0.8	V
Input leakage current	I_{LIP}	I_{LI}	0 ≤ V_I ≤ V_{DDP}; except INT1, TI (PC3)			±10	μA
Output voltage high	V_{OH}	V_{OH}	I_{OH} = –1.0 mA	V_{DD} – 1.0			V
Output voltage low	V_{OL}	V_{OL}	I_{OL} = 2.0 mA			0.45	V
Output leakage current	I_{LO}	—	0 ≤ V_O ≤ V_{DDP}, $\overline{OE}$ = V_{IH}			±10	μA
V_{DDP} supply voltage	V_{DDP}	V_{DD}	EPROM programming mode	5.75	6.0	6.25	V
			EPROM read mode	4.5	5.0	5.5	V
V_{PP} supply voltage	V_{PP}	V_{PP}	EPROM programming mode	12.2	12.5	12.8	V
			EPROM read mode	V_{PP} = V_{DDP}			V
V_{DDP} supply current	I_{DD}	I_{DD}	EPROM programming mode		5	50	mA
			EPROM read mode $\overline{CE}$ = V_{IL}, V_I = V_{IH}		5	50	mA
V_{PP} supply current	I_{PP}	I_{PP}	EPROM programming mode $\overline{CE}$ = V_{IL}, $\overline{OE}$ = V_{IH}		5	30	mA
			EPROM read mode		1	100	μA

Note Corresponding μPD27C256A symbol

AC PROGRAMMING CHARACTERISTICS (T_A = 25 ± 5 °C, MODE1 = V_{IL}, MODE0 = V_{IH}, V_{SS} = 0 V)

PARAMETER	SYMBOL	SYMBOL[Note1]	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address setup time (to $\overline{CE}\downarrow$)	t_{SAC}	t_{AS}		2			μs
$\overline{OE}\downarrow$ delay time from data	t_{DDOO}	t_{OES}		2			μs
Input data setup time (to $\overline{CE}\downarrow$)	t_{SIDC}	t_{DS}		2			μs
Address hold time (from $\overline{CE}\uparrow$)	t_{HCA}	t_{AH}		2			μs
Input data hold time (from $\overline{CE}\uparrow$)	t_{HCID}	t_{DH}		2			μs
Output data hold time (from $\overline{OE}\uparrow$)	t_{HOOD}	t_{DF}		0		130	ns
V_{PP} setup time (to $\overline{CE}\downarrow$)	t_{SVPC}	t_{VPS}		2			μs
V_{DDP} setup time (to $\overline{CE}\downarrow$)	t_{SVDC}	t_{VDS}		2			μs
Initial program pulse width	t_{WL1}	t_{PW}		0.95	1.0	1.05	ms
Additional program pulse width	t_{WL2}	t_{OPW}		2.85		78.75	ms
EPROM programming/read mode setup time (to $\overline{CE}\downarrow$)[Note2]	t_{SMC}	—		2			μs
Data output time from address	t_{DAOD}	t_{ACC}	$\overline{OE}$ = V_{IL}			1	μs
Data output time from $\overline{CE}\downarrow$	t_{DCOD}	t_{CE}				1	μs
Data output time from $\overline{OE}\downarrow$	t_{DOOD}	t_{OE}				1	μs
Data hold time (from $\overline{OE}\uparrow$)	t_{HCOD}	t_{DF}		0		130	ns
Data hold time (from address)	t_{HAOD}	t_{OH}	$\overline{OE}$ = V_{IL}	0			ns

Notes 1. Corresponding μPD27C256A symbol

2. Indicates state in which MODE1 = V_{IL} and MODE0 = V_{IH}.

PROM Programming Mode Timing



Cautions 1. Ensure that V_{DDP} is applied before V_{PP}, and cut after V_{PP}.

2. Ensure that V_{PP} does not exceed +13 V including overshoot.

PROM Read Mode Timing



Cautions 1. If you wish to read within the t_{DAOD} range, the $\overline{OE}$ input delay time from the fall of $\overline{CE}$ should be a maximum of t_{DAOD} - t_{DOOD}.

2. t_{HCOD} is the time from the point at which $\overline{OE}$ or $\overline{CE}$ (whichever is first) reaches V_{IH}.

7. CHARACTERISTIC CURVES (REFERENCE VALUE)

I_{DD1}, I_{DD2} vs. V_{DD}

(T_A = 25 °C, f_{XX} = 15 MHz)



I_{DD1}, I_{DD2} vs. f_{XX}

(T_A = 25 °C, V_{DD} = 5 V)



I_{OL} vs. V_{OL}



I_{OH} vs. V_{OH}



I_{DDDR} vs. V_{DDDR}



8. PACKAGE DRAWINGS

64 PIN PLASTIC QUIP



P64GQ-100-36

NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	$41.5^{+0.3}_{-0.2}$	$1.634^{+0.012}_{-0.008}$
C	16.5	0.650
H	$0.50^{\pm0.10}$	$0.020^{+0.004}_{-0.005}$
I	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
K	1.27 (T.P.)	0.050 (T.P.)
M	$1.1^{+0.25}_{-0.15}$	$0.043^{+0.011}_{-0.006}$
N	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
P	$4.0^{\pm0.3}$	$0.157^{+0.013}_{-0.012}$
S	$3.6^{\pm0.1}$	$0.142^{+0.004}_{-0.005}$
W	$24.13^{\pm1.05}$	$0.950^{\pm0.042}$
X	$19.05^{\pm1.05}$	$0.750^{\pm0.042}$

64 PIN PLASTIC QFP (14×20)



P64GF-100-3B8,3BE,3BR-1

NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	$0.795^{+0.009}_{-0.008}$
C	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.40±0.10	$0.016^{+0.004}_{-0.005}$
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.8±0.2	$0.071^{+0.008}_{-0.009}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
M	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.12	0.005
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

★ 9. RECOMMENDED SOLDERING CONDITIONS

The μPD78CP18(A) should be soldered and mounted under the following recommended conditions.

For details of recommended soldering conditions, refer to the information document "Semiconductor Device Mounting Technology Manual (IEI-1207)".

For soldering methods and conditions other than those recommended below, contact an NEC representative.

Table 9-1. Surface Mount Type Soldering Conditions

μPD78CP18GF(A)-3BE: 64-Pin Plastic QFP (14 × 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C, Duration: 30 sec. max. (at 210 °C or higher), Count: Twice or less **<Attention>** (1) Perform the second reflow at the time the device temperature is lowered to the room temperature from the heating by the first reflow. (2) Do not wash the soldered portion with the flux following the first reflow.	IR35-00-2
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or higher), Count: Twice or less **<Attention>** (1) Perform the second reflow at the time the device temperature is lowered to the room temperature from the heating by the first reflow. (2) Do not wash the soldered portion with the flux following the first reflow.	VP15-00-2
Wave soldering	Solder bath temperature: 260 °C max., Duration: 10 sec. max., Count: Once Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C max., Duration: 3 sec. max. (per device side row of pins)	——

Caution Use of more than one soldering method should be avoided (except in the case of pin part heating).

Table 9-2. Through-Hole Type Soldering Conditions

μPD78CP18GQ(A)-36: 64-Pin Plastic QUIP

Soldering Method	Soldering Conditions
Wave soldering (pin part only)	Solder bath temperature: 260 °C max., Duration: 10 sec. max.
Partial heating	Pin temperature: 300 °C max., Duration: 3 sec. max. (per pin)

Caution Wave soldering is used on the pin only, and care must be taken to prevent solder from coming into direct contact with the body.

10. DIFFERENCES BETWEEN THE μPD78CP18(A) AND μPD78C18(A)

Item \ Part Number	μPD78CP18(A)	μPD78C18(A)
Internal ROM	32 K × 8 bits (PROM)	32 K × 8 bits (mask ROM)
Internal RAM	1 K × 8 bits	1 K × 8 bits
Pin connection	PB7/$\overline{OE}$	PB7
	PB6/$\overline{CE}$	PB6
	$\overline{STOP}$/V_{PP}	$\overline{STOP}$
	$\overline{NMI}$/A9	$\overline{NMI}$
	PA7/A7 to PA0/A0	PA7 to PA0
	PF6/A14 to PF2/A10	PF6 to PF2
	PF0/A8	PF0
	PD7/O7 to PD0/O0	PD7 to PD0
Mode set by MODE pins (when MODE0 is set to 1, and MODE1 to 0)	PROM programming mode	• Operates as the μPD78C17(A) (ROM-less mode) • External memory 16 K extension mode
MODE0 pin input/output function	Input only[Note]	Input/output
Internal memory access area setting by MM register	Yes	No
Port A to Port C	Pull-up resistors not incorporated	Pull-up resistor incorporation selectable bit-wise by mask option

Note An emulation control signal is not output even if the MODE0 pin is pulled high.

★ APPENDIX DEVELOPMENT TOOLS

The following development tools are available to develop a system which uses the μPD78CP18(A).

Language Processor

87AD series relocatable assembler (RA87)	This is a program which converts a program written in mnemonic to an object code for which microcomputer execution is possible. Moreover, it contains a function to automatically create a symbol/table, and optimize branch instructions.			
	Host Machine	OS	Supply Medium	Ordering Code (Product Name)
	PC-9800 series	MS-DOS™ Ver. 2.11 to Ver. 5.00A[Note]	3.5-inch 2HD	μS5A13RA87
			5-inch 2HD	μS5A10RA87
	IBM PC/AT™	PC DOS™ (Ver. 3.1)	3.5-inch 2HC	μS7B13RA87
			5-inch 2HC	μS7B10RA87

PROM Write Tools

Hardware	PG-1500	With a provided board and an optional programmer adapter connected, this PROM programmer can manipulate from a stand-alone or host machine to perform programming on a single-chip microcomputer which incorporates PROM. It is also capable of programming a typical PROM ranging from 256 K to 4 M bits.		
	PA-78CP14GF/GQ	PROM programmer adapter for the μPD78CP18(A). Used by connecting to the PG-1500.		
	PA-78CP14GF	For the μPD78CP18GF(A)-3BE		
	PA-78CP14GQ	For the μPD78CP18GQ(A)-36		
Software	PG-1500 controller	Connects the PG-1500 to a host machine by using serial and parallel interface, to control the PG-1500 on a host machine.		
		Host Machine	OS	Supply Medium	Ordering Code (Product Name)
		PC-9800 series	MS-DOS Ver. 2.11 to Ver. 5.00A[Note]	3.5-inch 2HD	μS5A13PG1500
				5-inch 2HD	μS5A10PG1500
		IBM PC/AT	PC DOS (Ver. 3.1)	5-inch 2HC	μS7B10PG1500

Note Versions 5.00 and 5.00A have a task swap function, but this function cannot be used with this software.

Remark The operations of the assembler and the PG-1500 controller are guaranteed only on the above host machines and operating systems.

Debugging Tools

An in-circuit emulator (IE-78C11-M) is available as a program debugging tool for the μPD78CP18(A). The following table shows its system configuration.

<table>
<tr><td>Hardware</td><td>IE-78C11-M</td><td colspan="4">The IE-78C11-M is an in-circuit emulator which works with the 87AD series.
It can be connected to a host machine to perform efficient debugging.</td></tr>
<tr><td rowspan="4">Software</td><td rowspan="4">IE-78C11-M control program (IE controller)</td><td colspan="4">Connects the IE-78C11-M to host machine by using the RS-233C, to control the IE-78C11-M on host machine.</td></tr>
<tr><td>Host Machine</td><td>OS</td><td>Supply Medium</td><td>Ordering Code (Product Name)</td></tr>
<tr><td>PC-9800 series</td><td>MS-DOS
[Ver. 2.11 to Ver. 3.30D]</td><td>3.5-inch 2HD</td><td>μS5A13IE78C11</td></tr>
<tr><td>IBM PC/AT</td><td>PC DOS (Ver. 3.1)</td><td>5-inch 2HD</td><td>μS5A10IE78C11</td></tr>
<tr><td></td><td></td><td></td><td>5-inch 2HC</td><td>μS7B10IE78C11</td></tr>
</table>

Remark The operations of the IE controller are guaranteed only on the above host machines and operating systems.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards wiht semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

M4 94.11