PRELIMINARY PRODUCT INFORMATION



MOS INTEGRATED CIRCUIT μ PD78F9418

8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD78F9418 is μ PD789417 sub-series product (LCD driver) of the 78K/0S series.

This microcontroller features an 8-bit CPU, LCD controller/driver, I/O ports, timers, a serial interface, A/D converters, a comparator, and interrupt control circuits.

The μ PD78F9418 replaces the internal masked ROM of the μ PD789415, μ PD789416, and μ PD789417 with flash memory, which enables the writing/erasing of a program while the device is mounted on the board.

The functions of this microcontroller is described in the following user's manuals. Refer to these manuals when designing a system based on this microcontroller.

 μ PD789407 and μ PD789417 Sub-Series User's Manual : To be released soon

78K/0S Series User's Manual, Instruction : U11047E

FEATURES

- Pin-compatible with masked ROM product (other than VPP pin)
- · Flash memory: 32 Kbytes
- · Internal data memory
 - · High-speed RAM: 512 bytes
 - RAM for LCD display data: 28 bytes
- Variable instruction execution time: From high-speed (0.4 μ s with the main system clock running at 5.0 MHz) to ultra-low speed (122 μ s with the subsystem clock running at 32.768 kHz)
- 43 I/O ports
- Serial interface channel: Switchable between three-wire serial I/O and UART modes
- LCD controller/driver:
 - Up to 28 segment signal outputs
 - Up to 4 common signal outputs
 - Bias switchable between 1/2 and 1/3
- Seven A/D converters with an 10-bit resolution
- · Six timers:
 - 16-bit timer/counter
 - · Two 8-bit timer/event counters
 - 8-bit timer/counter
 - · Clock timer
 - · Watchdog timer
- Power supply voltage VDD: 1.8 to 5.5 V

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

APPLICATIONS

APS compact cameras, manometers, and rice cookers


ORDERING INFORMATION

Part number	Package
μPD78F9418GC-8BT	80-pin plastic QFP (14 × 14 mm)
μPD78F9418GK-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)



78K/0S SERIES DEVELOPMENT

The 78K/0S series products are shown below. The sub-series names are indicated in frames.



The following table lists the major differences in functions between the sub-series.

	Function	ROM size		l	ner		8-bit A/D	10-bit A/D	8-bit D/A	Serial interface	I/O	Minimum V _{DD} value
Sub-series			8-bit	16-bit	Clock	WDT	7,0	A/D	DIA			V DD Value
Small-scale	μPD789026	4 K-16 K	1 ch	1 ch	-	1 ch	-	1	-	1 ch (UART: 1 ch)	34 pins	1.8 V
general purpose	μPD789014	2 K-4 K	2 ch	-							22 pins	
LCD driving	μPD789417	12 K-24 K	3 ch	1 ch	1 ch	1 ch	-	7 ch	-	1 ch (UART: 1 ch)	43 pins	1.8 V
	μPD789407	12 K-24 K					7 ch	1				
ASSP	μPD789800	8 K	2 ch	-	ı	1 ch	-	-	1	2 ch (USB: 1 ch)	31 pins	4.0 V
	μPD789806Y	16 K	2 ch	-	-	1 ch	-	-	-	2 ch (USB: 1 ch, l ² C: 1 ch)	20 pins	4.5 V
	μPD789810	6 K	-	-	-	1 ch	-	-	-	-	1 pin	1.8 V



FUNCTIONS


	Item	Function			
Built-in memory	Flash memory	32 Kbytes			
	High-speed RAM	512 bytes			
	RAM for LCD display data	28 bytes			
Instruction cycle		Built-in function for changing the instruction execution time 0.4/1.6 μ s (operation with main system clock running at 5.0 MHz) 122 μ s (operation with subsystem clock running at 32.768 kHz).			
General-purpose	registers	8 bits × 8 registers			
Instruction set		16-bit operationsBit manipulations (such as set, reset, and test)			
I/O ports		Total of 43 port pins			
		 7 CMOS input pins 32 CMOS input/output pins 4 N-channel open-drain pins (dielectric strength of 12 V) 			
A/D converters		Seven channels with 10-bit resolution			
Comparator		With timer output control function			
Serial interface		Switchable between three-wire serial I/O and UART modes			
LCD controller/driv	ver	 Up to 28 segment signal outputs Up to 4 common signal outputs Bias switchable between 1/2 and 1/3 			
Timers		16-bit timer/counter 8-bit timer/counter Two 8-bit timer/event counters Clock timer Watchdog timer			
Timer output		Two outputs			
Vector interrupt	Maskable	12 internal and 4 external interrupts			
sources	Non-maskable	Internal interrupt			
Power supply volt	age	V _{DD} = 1.8 to 5.5 V			
Operating ambien	t temperature	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$			
Package		 80-pin plastic QFP (14 × 14 mm) 80-pin plastic TQFP (fine pitch) (12 × 12 mm) 			

CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	7
2.	BLOCK DIAGRAM	9
3.	DIFFERENCES BETWEEN THE μ PD78F9418 AND MASKED ROM PRODUCTS	10
4.	PIN FUNCTIONS	11
	4.1 Port Pins	11
	4.2 Non-Port Pins	12
	4.3 Pin Input/Output Circuits and Handling of Unused Pins	13
5.	CPU ARCHITECTURE	16
	5.1 Memory Space	16
	5.2 Data Memory Addressing	17
	5.3 Processor Registers	18
6.	PERIPHERAL HARDWARE FUNCTIONS	23
	6.1 Ports	23
	6.2 Clock Generator	30
	6.3 16-Bit Timer/Counter	35
	6.4 8-Bit Timer/Event Counter	40
	6.5 Clock Timer	47
	6.6 Watchdog Timer	50
	6.7 10-Bit A/D Converter	54
	6.8 Comparator	59
	6.9 Serial Interface Channel 0	62
	6.10 LCD Controller/Driver	73
7.	INTERRUPT FUNCTIONS	79
	7.1 Interrupt Function Types	79
	7.2 Interrupt Sources and Configuration	79
	7.3 Interrupt Function Control Registers	82
8.	STANDBY FUNCTION	89
	8.1 Standby Function	89
	8.2 Standby Function Control Register	92
9.	RESET FUNCTIONS	93
10.	FLASH MEMORY PROGRAMMING	95
	10.1 Selecting the Transmission Method	95
	10.2 Flash Memory Programming Functions	96
	10.3 Connecting the Flashpro II	96

11. INSTRUCTION SET OVERVIEW	98
11.1 Legend	98
11.2 Operations	100
12. ELECTRICAL CHARACTERISTICS (TARGET VALUES)	105
13. PACKAGE DRAWINGS	119
APPENDIX A DEVELOPMENT TOOLS	121
APPENDIX B. DELATED DOCUMENTS	122

1. PIN CONFIGURATION (TOP VIEW)



Cautions 1. In normal operation mode, connect the VPP pin directly to Vsso or Vss1.

P90/S19 \\
P87/S20 \\
P86/S21 \\

P85/S22 0-

P84/S23

P91/S18 👇

-80/S27 ○-

AV_{DD}

-81/S26 ○-

P83/S24 (P82/S25 (

2. Connect the AVDD pin to VDDO.

\$12

\$13 \$14 \$14

S15 \\
P93/S16 \\
P92/S17 \\

3. Connect the AVss pin to Vsso.

ANI0-ANI6 : Analog Input P80-P87 : Port 8

ASCK : Asynchronous Serial Input P90-P93 : Port 9

AVDD : Analog Power Supply RESET : Reset

AVREF : Analog Reference Voltage RxD : Receive Data

AVss : Analog Ground S0-S27 : Segment Output BIAS : LCD Power Supply Bias Control \overline{SCK} : Serial Clock

CMPIN0 : Comparator Input SI : Serial Input CMPREF0 : Comparator Reference SO : Serial Output TIO, TI1 CMPTOUT0: Comparator Output : Timer Input COM0-COM3: Common Output TO2, TO5: Timer Output CPT5 : Capture Trigger Input TxD: Transmit Data INTP0-INTP3: Interrupt from Peripherals VDD0, VDD1: Power Supply

KR0-KR5 : Key Return VLco-VLc2 : LCD Power Supply


P20-P27 : Port 2 Vsso, Vss1 : Ground

P40-P47 : Port 4 X1, X2 : Crystal (Main System Clock)
P50-P53 : Port 5 XT1, XT2 : Crystal (Subsystem Clock)

P60-P66 : Port 6



2. BLOCK DIAGRAM





3. DIFFERENCES BETWEEN THE μ PD78F9418 AND MASKED ROM PRODUCTS

The μ PD78F9418 is produced by replacing the internal ROM of the masked ROM product with flash memory. Table 3-1 lists the differences between the μ PD78F9418 and masked ROM products.

Table 3-1. Differences between the μ PD78F9418 and Masked ROM Products

ltem		Flash memory product	IVIASKEU KOIVI PIOUUCI				
		μPD78F9418	μPD789415	μPD789416	μPD789417		
Internal	ROM	32 Kbytes	12 Kbytes	16 Kbytes	24 Kbytes		
memory	High-speed RAM	512 bytes					
	RAM for LCD display data	28 bytes					
IC pin		Not provided Provided					
V _{PP} pin Provided		Not provided					
Electrical	characteristics	May differ between th	May differ between the flash memory product and masked ROM products.				



4. PIN FUNCTIONS

4.1 Port Pins

Pin name	I/O	Function	When reset	Also used as
P00-P03	I/O	Port 0 4-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to be used can be specified by software.	Input	-
P20	I/O	Port 2	Input	SCK /ASCK
P21		8-bit input/output port		SO/TxD
P22		Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to		SI/RxD
P23		be used can be specified by software.		CMPTOUT0/TO2
P24		,		INTP0/TI0
P25				INTP1/TI1
P26				INTP2/TO5
P27				INTP3/CPT5
P40-P45	I/O	Port 4	Input	KR0-KR5
P46, P47		8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to be used can be specified by software.		_
P50-P53	I/O	Port 5 4-bit N-channel open-drain input/output port Can be set to either input or output in 1-bit units	Input	-
P60	Input	Port 6	Input	ANIO/CMPINO
P61		7-bit input-only port		ANI1/CMPREF0
P62-P66				ANI2-ANI6
P80-P87	I/O	Port 8 8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to be used can be specified by software.	Input	S27-S20
P90-P93	I/O	Port 9 4-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the built-in pull-up resistor is to be used can be specified by software.	Input	S19-S16



4.2 Non-Port Pins

Pin name	I/O	Function	When reset	Also used as
INTP0	Input	External interrupt input for which effective edges	Input	P24/TI0
INTP1	1	(rising and/or falling edges) can be specified		P25/TI1
INTP2	1			P26/TO5
INTP3				P27/CPT5
KR0-KR5	Input	Key return signal detection	Input	P40-P45
SI	Input	Serial data input to serial interface	Input	P22/RxD
SO	Output	Serial data output from serial interface	Input	P21/TxD
SCK	I/O	Serial clock input/output for serial interface	Input	P20/ASCK
ASCK	Input	Serial clock input to asynchronous serial interface	Input	P20/ SCK
RxD	Input	Serial data input to asynchronous serial interface	Input	P22/SI
TxD	Output	Serial data output from asynchronous serial interface	Input	P21/SO
TI0	Input	External count clock input to 8-bit timer (TM0)	Input	P24/INTP0
TI1	Input	External count clock input to 8-bit timer (TM1)	Input	P25/INTP1
TO2	Output	8-bit timer (TM2) output	Input	P23/CMPTOUT0
TO5	Output	16-bit timer (TM5) output	Input	P26/INTP2
CPT5	Input	Capture edge input	Input	P27/INTP3
CMPTOUT0	Output	Comparator output	Input	P23/TO2
CMPIN0	Input	Comparator input	Input	P60/ANI0
CMPREF0	Input	Comparator reference voltage input	Input	P61/ANI1
ANI0	Input	A/D converter analog input	Input	P60/CMPIN0
ANI1	1			P61/CMPREF0
ANI2-ANI6	1			P62-P66
AVREF	_	A/D converter reference voltage	-	-
AVss	_	A/D converter ground potential	-	-
AV _{DD}	_	A/D converter analog power supply	-	-
S0-S15	Output	LCD controller/driver segment signal output	Output	_
S16-S19			Input	P93-P90
S20-S27				P87-P80
COM0-COM3	Output	LCD controller/driver common signal output	Output	-
VLC0-VLC2	_	LCD driving voltage	-	-
BIAS	_	Supply voltage for LCD driving	-	_
X1	Input	Connected to crystal for main system clock oscillation	_	-
X2	_		_	-
XT1	Input	Connected to crystal for subsystem clock oscillation	_	-
XT2	_		-	_
RESET	Input	System reset input	Input	
V _{DD0}	_	Positive supply voltage for ports	_	_
V _{DD1}	_	Positive supply voltage for circuits other than ports	-	-
Vsso	_	Port section ground potential	-	-
Vss1		Ground potential of circuits other than ports	-	-
V _{PP}	_	Pin for setting flash memory programming mode. Apply a high voltage to write or verify a program. In normal operation mode, connect the VPP pin directly to Vsso or Vss1.	_	_



4.3 Pin Input/Output Circuits and Handling of Unused Pins

Table 4-1 lists the types of input/output circuits for each pin and explains how unused pins are handled.

Figure 4-1 shows the configuration of each type of input/output circuit.

Table 4-1. Type of Input/Output Circuit for Each Pin and Handling of Unused Pins

Pin name	I/O circuit type	I/O	Recommended connection of unused pins
P00-P03	5-H	I/O	Separately connected to VDD0, VDD1, VSS0, or VSS1 via respective resistors
P20/ SCK /ASCK	8-C		
P21/SO/TxD			
P22/SI/RxD			
P23/CMPTOUT0/TO2	10-B		
P24/INTP0/TI0	8-C		
P25/INTP1/TI1	-		
P26/INTP2/TO5	1		
P27/INTP3/CPT5			
P40/KR0-P45/KR5	-		
P46, P47	5-H		
P50-P53	13-T		
P60/ANI0/CMPIN0	9-D	Input	
P61/ANI1/CMPREF0			
P62/ANI2-P66/ANI6	9-C		
P80/S27-P87/S20	17-F	I/O	
P90/S19-P93/S16			
S0-S15	17-B	Output	Open
COM0-COM3	18-A		
VLC0-VLC2	-	_	
BIAS			Open (alternatively, connected to Vsso or Vss1 via a resistor independently of the other pins, when none of VLc0 to VLc2 are used, however)
XT1	-	Input	Connected to Vsso or Vss1, via a resistor, independently of the other pins
XT2	1	-	Open
RESET	2	Input	-
V _{PP}	_	-	Connected directly to Vsso or Vss1




Figure 4-1. Pin Input/Output Circuits (1/2)



Type 17-F Type 18-A V_{LC0} Pull-up P-ch V_{LC1} enable N-ch VDD0 P-ch][N-ch Data -P-ch OUT N-ch P-ch O IN/OUT СОМ data N-ch Output disable $V_{\text{LC2}} \\$ Vsso 7/17 Input enable Vss₁ 77 V_{LC0} P-ch V_{LC1} SEG data SEG ■ N-ch output disable V_{LC2} N-ch √ V_{SS1}

Figure 4-1. Pin Input/Output Circuits (2/2)



5. CPU ARCHITECTURE

5.1 Memory Space

The μ PD78F9418 can each access up to 64 Kbytes of memory space. Figure 5-1 shows the memory map.

FFFFH Special function register 256×8 bits FF00H FEFFH Internal high-speed RAM 512×8 bits FD00HFCFFH_ Unusable FA1CH FA1BH RAM space for LCD display data Data memory space 28×8 bits F A 0 0 H 7FFFH F9FFH Unusable 8000H 7 F F F H Program area 0080H Program memory Internal flash memory 007FH space 32768×8 bits CALLT table area 0040H 003FH Program area 0024H 0023HVector table area 0000H $0\ 0\ 0\ 0\ H$

Figure 5-1. Memory Map



5.2 Data Memory Addressing

The μ PD78F9418 is provided with a wide range of addressing modes to make memory manipulation as efficient as possible. A data memory area (FD00H to FFFFH) can be accessed using a unique addressing mode according to its use, such as a special function register (SFR). Figure 5-2 illustrates the data memory addressing modes.




Figure 5-2. Data Memory Addressing Modes


5.3 Processor Registers

5.3.1 Controller registers

(1) Program counter (PC)

The PC is a 16-bit register for holding address information that indicates the next program to be executed.

Figure 5-3. Program Counter Configuration



(2) Program status word (PSW)

The PSW is an 8-bit register for holding the status of the CPU according to the results of instruction execution.

Figure 5-4. Program Status Word Configuration

	7							0
PSW	ΙE	Z	0	AC	0	0	1	CY

(a) Interrupt enable flag (IE)

IE is used to control whether interrupt requests are to be accepted by the CPU.

(b) Zero flag (Z)

Z is set (1) if the result of operation is zero. Otherwise, it is reset (0).

(c) Auxiliary carry flag (AC)

AC is set (1) if the result of the operation has a carry from bit 3 or a borrow to bit 3. Otherwise, it is reset (0).

(d) Carry flag (CY)

CY is used to indicate whether an overflow or underflow has occurred during the execution of a subtract or add instruction.

(3) Stack pointer (SP)

SP is a 16-bit register for holding the start address of a stack area. The stack area can be specified only in an area (FD00H to FEFFH) of built-in high-speed RAM.

Figure 5-5. Stack Pointer Configuration



Caution A RESET input makes the SP content undefined. Before executing an instruction, always initialize the SP.



5.3.2 General-purpose registers

Each device has eight 8-bit general-purpose registers (X, A, C, B, E, D, L, and H).

These registers can be used as 16-bit registers (two 8-bit registers used in pairs like AX, BC, DE, and HL) as well as ordinary 8-bit registers.

These registers are identified using functional register names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute register names (R0 to R7 and RP0 to RP3).

Figure 5-6. General Register Configuration

(a) Absolute register names

16-bit processing	 8-bit processing
RP3	R7
KF3	R6
RP2	R5
RF2	R4
RP1	R3
KF1	R2
DD0	R1
RP0	R0
15 0	 7 0

(b) Functional register names

16-bit processing		8-bit processing
HL		Н
TIL.		L
DE		D
DE		E
BC		В
ВС		С
A.V		A
AX		Х
15 ()	7 0



5.3.3 Special function registers (SFRs)

These registers differ from general-purpose registers in that they have special functions. The special function registers are mapped into a 256-byte space from FF00H to FFFFH.

Like the general-purpose registers, the special function registers can be manipulated by means of arithmetic/logical instructions, transfer instructions, and bit manipulation instructions. Each special function register can be manipulated in units of 1, 8, or 16 bits.

The method used to specify a register depends on the number of bits that are manipulated simultaneously, as shown below:

• 1-bit manipulation

Code a symbol reserved by the assembler in the operand (sfr.bit) of a 1-bit manipulation instruction. The address can also be specified.

• 8-bit manipulation

Code a symbol reserved by the assembler in the operand (sfr) of an 8-bit manipulation instruction. The address can also be specified.

• 16-bit manipulation

Code a symbol reserved by the assembler in the operand of a 16-bit manipulation instruction. When specifying an address, specify an even-number address.

Table 5-1 lists the special function registers. The table includes the following items:

Symbol

Indicates the address of the corresponding built-in special function register. The symbol is reserved by the assembler or defined in the sfrbit.h header file by the C compiler. The symbol can be coded as an operand of an instruction when an assembler or integrated debugger is used.

• R/W

Indicates whether the corresponding special function register can be read or written.

R/W: Can be both read and written

R : Read only W : Write only

. Number of bits manipulated simultaneously

Indicates whether the corresponding special function register can be manipulated in units of 1, 8, or 16 bits.

· When reset

Indicates the status of the corresponding register when RESET is input.

In the special function register formats in this document, a circled bit number indicates that the corresponding bit name is reserved by the assembler or is defined in the sfrbit.h header file by the C compiler.



Table 5-1. Special Function Registers (1/2)

Address		Sym			Number of bi	ts manipulated s	imultaneously	
Address	Address Special function register (SFR) name			R/W	1 bit	8 bits	16 bits	When reset
FF00H	Port 0	P0		R/W	0	0	-	00H
FF02H	Port 2	P2	P2		0	0	_	
FF04H	Port 4	P4			0	0	_	
FF05H	Port 5	P5			0	0	_	
FF06H	Port 6	P6		R	0	0	_	
FF08H	Port 8	P8		R/W	0	0	_	
FF09H	Port 9	P9			0	0	_	
FF10H	Transmission shift register	TXS	SIO0	W	_	0	-	FFH
	Reception buffer register	RXB		R	-	0	_	Undefined
FF14H	10-bit A/D conversion result register	ADC	R	R/W	_	Note 1	Note 3	
FF15H			I				000.0	
FF16H	16-bit compare register 5		CR50	W	_	Note 2	Note 3	FFFFH
FF17H		CR50H TM5	1				Note 3	
FF18H	16-bit timer register 5		'	R	_	Note 2		0000H
FF19H	AC hit continue register 5	TODE			_	Note 2	Note 3	l la define d
FF1AH	16-bit capture register 5	TCP	ъ		_	_		Undefined
FF1BH FF20H	Port mode register 0	PM0	,	R/W	0	0		FFH
FF22H	Port mode register 0	PM2		IX/VV	0	0	_	
FF24H	Port mode register 2 Port mode register 4	PM4			0	0	_	
FF25H	Port mode register 5	PM5			0	0		
FF28H	Port mode register 8	PM8			0	0	_	
FF29H	Port mode register 9	PM9			0	0	_	1
FF42H	Timer clock selection register 2	TCL			_	0	_	00H
FF48H	16-bit timer mode control register 5	TMC			0	0	_	
FF4AH	Clock timer mode control register	WTN			0	0	_	-
FF4EH	Comparator mode register 0		CMPRM0		0	0	_	=
FF50H	8-bit compare register 0	CR00		W		0	_	Undefined
FF51H	8-bit timer register 0	TMO		R	_	0	_	00H
FF53H	8-bit timer mode control register 0	TMC	0	R/W	0	0	_	1
FF54H	8-bit compare register 1	CR1	0	W	_	0	_	Undefined
FF55H	8-bit timer register 1	TM1		R	_	0	_	00H

Notes 1. When read with an 8-bit memory manipulation instruction, the eight high-order bits of the 10-bit conversion result are read.

- **2.** CR50, TM5, and TCP5 are designed for 16-bit access. They can also be accessed in 8-bit mode, however. In 8-bit access mode, use direct addressing.
- 3. 16-bit access is allowed only with short direct addressing.



Table 5-1. Special Function Registers (2/2)

Address	Consciel for ation we distant (CCD) was as	Coursells al	DAM	Number of bi	ts manipulated s	simultaneously	\\//b a.a. uaa at
Address	Special function register (SFR) name	Symbol	R/W	1 bit	8 bits	16 bits	- When reset
FF57H	8-bit timer mode control register 1	TMC1	R/W	0	0	_	00H
FF58H	8-bit compare register 2	CR20	W	-	0	-	Undefined
FF59H	8-bit timer register 2	TM2	R	-	0	-	00H
FF5BH	8-bit timer mode control register 2	TMC2	R/W	0	0	-	
FF70H	Asynchronous serial interface mode register	ASIM		0	0	_	
FF71H	Asynchronous serial interface status register	ASIS	R	-	0	_	
FF72H	Serial operation mode register 0	CSIM0	R/W	0	0	-	
FF73H	Baud rate generator control register	BRGC		_	0	-	
FF80H	A/D converter mode register	ADM		0	0	-	
FF84H	A/D input selection register	ADS		0	0	-	
FFB0H	LCD display mode register	LCDM		0	0	-	
FFB1H	LCD port selector	LPS		0	0	-	
FFB2H	LCD clock control register	LCDC		0	0	-	
FFE0H	Interrupt request flag register 0	IF0		0	0	-	
FFE1H	Interrupt request flag register 1	IF1		0	0	-	
FFE4H	Interrupt mask flag register 0	MK0		0	0	-	FFH
FFE5H	Interrupt mask flag register 1	MK1		0	0	-	
FFECH	External interrupt mode register 0	INTM0		-	0	-	00H
FFEDH	External interrupt mode register 1	INTM1		_	0	-	
FFF0H	Subsystem clock oscillation mode register	SCKM		0	0	_	
FFF2H	Subclock control register	CSS		0	0	-	
FFF3H	Pull-up resistor option register 1	PU1		0	0	-	
FFF4H	Pull-up resistor option register 2	PU2]	0	0	-	
FFF5H	Key return mode register	KRM	1	0	0	-	
FFF7H	Pull-up resistor option register 0	PU0		0	0	-]
FFF9H	Watchdog timer mode register	WDTM	1	0	0	-	
FFFAH	Oscillation settling time selection register	OSTS		-	0	-	04H
FFFBH	Processor clock control register	PCC	1	0	0	-	02H



6. PERIPHERAL HARDWARE FUNCTIONS

6.1 Ports

6.1.1 Port functions

The μ PD78F9418 is provided with the ports shown in Figure 6-1. These ports are used to enable several types of control. Table 6-1 lists the functions of each port.

These ports, while originally designed as digital input/output ports, can also be used for other functions, as summarized in **Chapter 4**.




Figure 6-1. Port Types



Table 6-1. Port Functions

Port name	Pin name	Description
Port 0	P00-P03	Input/output port. Each bit of the port can be separately specified as being for input or output. A port used for input can be connected to an internal pull-up resistor by means of software specification.
Port 2	P20-P27	Input/output port. Each bit of the port can be separately specified as being for input or output. A port used for input can be connected to an internal pull-up resistor by means of software specification.
Port 4	P40-P47	Input/output port. Each bit of the port can be separately specified as being for input or output. A port used for input can be connected to an internal pull-up resistor by means of software specification.
Port 5	P50-P53	N-channel open-drain input/output port. Each bit of the port can be separately specified as being for input or output.
Port 6	P60-P66	Input-only port
Port 8	P80-P87	Input/output port. Each bit of the port can be separately specified as being for input or output. A port used for input can be connected to an internal pull-up resistor by means of software specification.
Port 9	P90-P93	Input/output port. Each bit of the port can be separately specified as being for input or output. A port used for input can be connected to an internal pull-up resistor by means of software specification.




6.1.2 Port configuration

The hardware configuration of the ports is as follows.

Table 6-2. Port Configuration

Item	Configuration
Control register	Port mode register (PMm, where m = 0, 2, 4, 5, 8, or 9) Pull-up resistor option register (PU0 to PU2)
Port pins	Total: 43 (36 input/output and 7 input-only pins)
Pull-up resistors	Total: 32 (internal pull-up resistors can be used as specified by software)

Figure 6-2. Basic Port Configuration



Note Each bit of the pull-up resistor option registers (PU0 to PU2)

PU00 and PU04 for PU0

PU120 to PU127 for PU1

PU280, PU282, PU284, PU286, PU290, and PU292 for PU2

For details, see (2) in Section 6.1.3.

Caution Figure 6-2 shows the basic configuration of the input/output ports. The configuration differs depending on the functions assigned to the dual-function pins.

Remark PMmn: Bit n of port mode register m, where m = 0, 2, 4, 5, 8, or 9, and n = 0 to 7

Pmn : Bit n of port m
RD : Port read signal
WR : Port write signal



6.1.3 Port function control registers

The following two types of registers are used to control the ports.

- Port mode registers (PM0, PM2, PM4, PM5, PM8, and PM9)
- Pull-up resistor option registers (PU0 to PU2)

(1) Port mode registers (PM0, PM2, PM4, PM5, PM8, and PM9)

The port mode registers separately specify each port bit as being for input or output.

Each port mode register is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET input writes FFH into the port mode registers.

When port pins are used for secondary functions, the corresponding port mode register and output latch must be set or reset as described in Table 6-3.

Caution When port 2 is acting as an output port, and its output level is changed, an interrupt request flag is set, because this port is also used as the input for an external interrupt.

To use port 2 in output mode, therefore, the interrupt mask flag must be set to 1 in advance.



Table 6-3. Port Mode Register and Output Latch Settings for Using Secondary Functions

Pin name	Second	ary function	PM××	P××
Pin name	Name	Input/output	PIVIXX	PXX
P23	CMPTOUT0	Output	0	0
	TO2	Output	0	0
P24	INTP0	Input	1	×
	TIO	Input	1	×
P25	INTP1	Input	1	×
	TI1	Input	1	×
P26	INTP2	Input	1	×
	TO5	Output	0	0
P27	INTP3	Input	1	×
	CPT5	Input	1	×
P40-P45 ^{Note}	KR0-KR5	Input	1	×
P60	ANI0	Input	1	×
	CMPIN0	Input	1	×
P61	ANI1	Input	1	×
	CMPREF0	Input	1	×
P62-P66	ANI2-ANI6	Input	1	×
P80-P87	S27-S20	Output	0	0
P90-P93	S19-S16	Output	0	0

Note To use the secondary functions, set the key return mode register (KRM) to 1. (See **(6)** in **Section 7.3**.)

Caution When port 2 is being used as a serial interface, it is necessary to specify whether the port is an input or output port, and to set the output latch accordingly. See Table 6-13 for an explanation of how to make this specification.

Remark × : Don't care

PMxx: Port mode register Pxx: Port output latch



Figure 6-3. Port Mode Register Format

Symbol	7	6	5	4	3	2	1	0		Address	When reset	R/W	
PM0	1	1	1	1	PM03	PM02	PM01	PM00		FF20H	FFH	R/W	
									•				
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20]	FF22H	FFH	R/W	
									•				
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40]	FF24H	FFH	R/W	
									1				
PM5	1	1	1	1	PM53	PM52	PM51	PM50]	FF25H	FFH	R/W	
									J				
PM8	PM87	PM86	PM85	PM84	PM83	PM82	PM81	PM80]	FF28H	FFH	R/W	
									ı				
PM9	1	1	1	1	PM93	PM92	PM91	PM90]	FF29H	FFH	R/W	
									J				
	PMmn						Pmn pi	in input/	outpu/	it mode se	lection		
								•	•	or 9; n = 0			
	0	Outpu	t mode	(output	buffer	ON)	····	-, -, -,	-, -, .		',		
				•									
	1	Input r	mode (d	output b	uffer O)							

(2) Pull-up resistor option registers (PU0 to PU2)

These registers are used to specify whether an internal pull-up resistor is to be used at each port. An internal pull-up resistor can be used only for a port that is in input mode and for which the use of the internal pull-up resistor is selected using the corresponding pull-up resistor option register. If a port is in output mode, an internal pull-up resistor is not used with it, even if the use of an internal pull-up resistor has been specified using the corresponding option register. The same applies when the port pin is used for a secondary function. PU0 to PU2 are manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears PU0 to PU2 to 00H.



Figure 6-4. Format of Pull-Up Resistor Option Register 0

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
PU0	0	0	0	PU04	0	0	0	PU00	FFF7H	00H	R/W

PU0m	Pm internal pull-up resistor selection Note								
	(m = 0 or 4)								
0	Internal pull-up resistor not used								
1	Internal pull-up resistor used								

Note PU0 selects whether internal pull-up resistors are to be used in 8-bit units, except for port 0, for which internal pull-up resistors can be used with only four bits (P00 to P03).

Caution Bits 1, 2, 3, 5, 6, and 7 must be fixed to 0.

Figure 6-5. Format of Pull-Up Resistor Option Register 1

Symbol	7	6	(5)	4	3	2	1	0	Address	When reset	R/W
PU1	PU127	PU126	PU125	PU124	PU123	PU122	PU121	PU120	FFF3H	00H	R/W

PU12m	P2 internal pull-up resistor selection ^{Note}
0	Internal pull-up resistor not used
1	Internal pull-up resistor used

Note PU1 selects whether internal pull-up resistors are to be used in 1-bit units.

Figure 6-6. Format of Pull-Up Resistor Option Register 2

Symbol	7	6	(5)	4	3	2	1	0	Address	When reset	R/W
PU2	0	0	PU292	PU290	PU286	PU284	PU282	PU280	FFF4H	00H	R/W

PU2mn	Pm internal pull-up resistor selection ^{Note}								
	(m = 8 or 9; n = 0, 2, 4, or 6)								
0	Internal pull-up resistor not used								
1	Internal pull-up resistor used								

Note PU2 selects whether internal pull-up resistors are to be used in 2-bit units (bit n and bit n+1).

Caution Bits 6 and 7 must be fixed to 0.



6.2 Clock Generator

6.2.1 Clock generator functions

The clock generator generates the clock pulse to be supplied to the CPU and peripheral hardware. There are two types of system clock oscillators:

• Main system clock oscillator

This circuit generates a frequency of 1 to 5.0 MHz. Oscillation can be stopped by executing the STOP instruction or by using the processor clock control register.

• Subsystem clock oscillator

This circuit generates 32.768 kHz. Oscillation can be stopped by using the suboscillation mode register.

6.2.2 Clock generator configuration

The clock generator consists of the following hardware.

Table 6-4. Clock Generator Configuration

Item	Configuration
Control register	Processor clock control register (PCC) Suboscillation mode register (SCKM) Subclock control register (CSS)
Oscillators	Main system clock oscillator Subsystem clock oscillator






Figure 6-7. Clock Generator Block Diagram



6.2.3 Clock generator control registers

The clock generator is controlled using the following registers.

- Processor clock control register (PCC)
- Suboscillation mode register (SCKM)
- Subclock control register (CSS)

(1) Processor clock control register (PCC)

The PCC selects a CPU clock and specifies a corresponding frequency division ratio.

It is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET input loads 02H into the PCC.

Figure 6-8. Processor Clock Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
PCC	мсс	0	0	0	0	0	PCC1	0	FFFBH	02H	R/W

MCC	Control of main system clock oscillator operation
0	Operation enabled
1	Operation disabled

CSS0	PCC1	CPU clock (fcPU) selection Note
0	0	fx (0.2 μs)
0	1	$f_{x}/2^{2}$ (0.8 μ s)
1	0	fxτ/2 (61 μs)
1	1	

Note A CPU clock is selected by a combination of the PCC1 flag in the processor clock control register (PCC) and the CSS0 flag in the subclock control register (CSS). (See **(3)** in **Section 6.2.3**.)

Caution Bit 0 and bits 2 to 6 must be fixed to 0.

Remarks 1. fx: Main system clock oscillation frequency

2. fxT: Subsystem clock oscillation frequency

3. The parenthesized values apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

4. Minimum instruction execution time: 2 fcpu

• fcpu = $0.2 \mu s$: $0.4 \mu s$ • fcpu = $0.8 \mu s$: $1.6 \mu s$ • fcpu = $61 \mu s$: $122 \mu s$



(2) Suboscillation mode register (SCKM)

The SCKM selects a feedback resistor for the subsystem clock, and controls the oscillation of the clock.

It is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A $\overline{\text{RESET}}$ input clears the SCKM to 00H.

Figure 6-9. Suboscillation Mode Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
SCKM	0	0	0	0	0	0	FRC	scc	FFF0H	00H	R/W

FRC	Feedback resistor selection
0	Internal feedback resistor used
1	Internal feedback resistor not used

scc	Control of subsystem clock oscillator operation
0	Operation enabled
1	Operation disabled

Caution Bits 2 to 7 must be fixed to 0.



(3) Subclock control register (CSS)

The CSS specifies whether the main system or subsystem clock oscillator is to be selected. It also specifies how the CPU clock operates.

It is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears the CSS to 00H.

Figure 6-10. Subclock Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
CSS	0	0	CLS	CSS0	0	0	0	0	FFF2H	00H	R/W ^{Note}

CLS	CPU clock operation status
0	Operation based on the output of the divided main system clock
1	Operation based on the subsystem clock

CSS0	Selection of the main system or subsystem clock oscillator					
0	Divided output from the main system clock oscillator					
1	Output form the subsystem clock oscillator					

Note Bit 5 is read-only.

Caution Bits 0, 1, 2, 3, 6, and 7 must be fixed to 0.



6.3 16-Bit Timer/Counter

6.3.1 16-Bit timer/counter functions

The 16-bit timer/counter (TM5) has the following functions.

(1) Timer interrupt

An interrupt is generated if the TM5 count matches a comparison value.

(2) Timer output

The timer output can be controlled if the count matches a comparison value.

(3) Count capture

The count in TM5 is captured into the capture register in synchronization with a capture trigger.


6.3.2 16-bit timer/counter configuration

The 16-bit timer/counter (TM5) consists of the following hardware.

Table 6-5. 16-Bit Timer/Counter Configuration

Item	Configuration
Timer register	16 bits × 1 (TM5)
Register	Compare register: 16 bits × 1 (CR50) Capture register: 16 bits × 1 (TCP5)
Timer output	1 (TO5)
Control register	16-bit timer mode control register 5 (TMC5) Port mode register 2 (PM2)

Figure 6-11. 16-Bit Timer/Counter Block Diagram





(1) 16-bit compare register 5 (CR50)

A value specified in CR50 is compared with the count in 16-bit timer register 5 (TM5). If they match, an interrupt request (INTTM5) is issued.

CR50 is set using an 8-bit or 16-bit memory manipulation instruction. Any value from 0000H to FFFFH can be set

A RESET input loads FFFFH into CR50.

- Cautions 1. CR50 is designed to be manipulated using a 16-bit memory manipulation instruction. It can also be manipulated using 8-bit memory manipulation instructions, however. When an 8-bit memory manipulation instruction is used to set CR50, it must be in a direct addressing access mode.
 - 2. To re-set CR50 during count operation, it is necessary to disable interrupts in advance, using an interrupt mask flag register 1 (MK1). It is also necessary to disable inversion of the timer output data, using 16-bit timer mode control register 5 (TMC5).

(2) 16-bit timer register 5 (TM5)

TM5 is used to count the number of pulses.

The contents of TM5 are read using an 8-bit or 16-bit memory manipulation instruction.

A RESET input clears TM5 to 0000H.

- Cautions 1. The count becomes undefined when STOP mode is deselected, because the count operation is performed before oscillation settles.
 - 2. TM5 is designed to be manipulated using a 16-bit memory manipulation instruction. It can also be manipulated using 8-bit memory manipulation instructions, however. When an 8-bit memory instruction is used to manipulate TM5, it must be in a direct addressing access mode.
 - 3. When an 8-bit memory manipulation instruction is used to manipulate TM5, the lower and upper bytes must be read as a pair, in this order.

(3) 16-bit capture register 5 (TCP5)

TCP5 captures the contents of 16-bit timer 5 (TM5).

It is set using an 8-bit or 16-bit memory manipulation instruction.

A RESET input makes TCP5 undefined.

Caution TCP5 is designed to be manipulated using a 16-bit memory manipulation instruction. It can also be manipulated using 8-bit memory manipulation instructions, however. When an 8-bit memory manipulation instruction is used to manipulate TCP5, it must be in a direct addressing access mode.

(4) 16-bit counter read buffer

This buffer is used to latch and hold the count for 16-bit timer 5 (TM5).



6.3.3 16-bit timer/counter control registers

The 16-bit timer/counter (TM5) is controlled by the following registers.

- 16-bit timer mode control register 5 (TMC5)
- Port mode register 2 (PM2)

(1) 16-bit timer mode control register 5 (TMC5)

TMC5 controls the count clock and capture edge settings.

TMC5 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears TMC5 to 00H.



Figure 6-12. 16-Bit Timer Mode Control Register 5 Format

Symbo	I	6	5	4	3	2	1	U	_	Address	when reset	K/VV	
TMC5	TOD5	TOF5	CPT51	CPT50	TOC5	TCL51	TCL50	TOE5		FF48H	00H	R/WNote 1	

TOD5	Causes the 16-bit timer output data to be held.
------	---

TOF5	Overflow flag control
0	Reset or cleared by software
1	Set when the 16-bit timer overflows

CPT51	CPT50	Capture edge selection
0	0	Capture operation disabled
0	1	Captured at the rising edge at the CPT5 pin
1	0	Captured at the falling edge at the CPT5 pin
1	1	Captured at both the rising and falling edges at the CPT5 pin

TOC5	Timer output data inversion control
0	Inversion disabled
1	Inversion enabled

TCL51	TCL50	16-bit timer register 5 count clock selection
0	0	fx (5.0 MHz) ^{Note 2}
0	1	fx/2 ⁵ (156.3 kHz) ^{Note 3}
Other s	ettings	Not to be set

TOE5	16-bit timer/counter 5 output control
0	Output disabled (port mode)
1	Output enabled

Notes 1. Bit 7 is read-only.

- 2. If the count clock is set to fx (TCL51 = 0, TCL50 = 0), the capture function cannot be used. To read the timer output, the CPU clock must be set to the main system clock high-speed mode (PCC1 = 0, CSS0 = 0). (See Figure 6-8.)
- **3.** To read the timer output, the CPU clock must be set to the main system clock (PCC1 = 0, CSS0 = 0 or PCC1 = 1, CSS0 = 0). (See **Figure 6-8.**)

Remarks 1. fx: Main system clock oscillation frequency

2. The parenthesized values apply to operation at fx = 5.0 MHz.



(2) Port mode register 2 (PM2)

PM2 specifies whether each bit of port 2 is used for input or output.

To use the P26/INTP2/TO5 pin for timer output, the PM26 and P26 output latches must be reset to 0.

PM2 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input loads FFH into PM2.

Figure 6-13. Port Mode Register 2 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W

PM26	P26 pin input/output mode selection
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)



6.4 8-Bit Timer/Event Counter

6.4.1 8-bit timer/event counter functions

The μ PD78F9418 has two timer/event counters (TM0 and TM1) and one timer counter (TM2). Readers who are seeking a description of TM2 should read the term "timer/event counter" as "timer counter."

The 8-bit timer/event counters (TM0, TM1, and TM2) have the following functions.

(1) 8-bit interval timer

This timer causes interrupts to be issued at specified intervals.

(2) External event counter (TM0 and TM1)

This counter is used to count the number of pulses input from an external source.

(3) Square wave output (TM2 only)

A square wave of any frequency can be output.

Table 6-6. 8-Bit Timer/Event Counter Types and Functions

		TM0	TM1	TM2
Туре	Interval timer	One channel	One channel	One channel
	External event counter	0	0	×
Function	Timer output	×	×	0
	Interrupt request	0	0	0

6.4.2 8-bit timer/event counter configuration

The 8-bit timer/event counter consists of the following hardware.

Table 6-7. 8-Bit Timer/Event Counter Configuration

Item	Configuration
Timer register	8 bits × 3 (TM0, TM1, TM2)
Register	Compare registers: 8 bits × 3 (CR00, CR10, CR20)
Timer output	1 (TO2)
Control register	8-bit timer mode control registers 0, 1, 2 (TMC0, TMC1, TMC2) Port mode register 2 (PM2)




Figure 6-14. 8-Bit Timer/Event Counters 0 and 1 (TM0 and TM1) Block Diagram

Note $f_x/2^6$, $f_x/2^9$, TI0/P24/INTP0 for TM0 $f_x/2^4$, $f_x/2^8$, TI1/P25/INTP1 for TM1

Remark n = 0 or 1




Figure 6-15. 8-Bit Timer Counter 2 (TM2) Block Diagram

Note See Section 6.8 for details of the comparator.

(1) 8-bit compare register n (CRn0)

A value specified in CRn0 is compared with the count in 8-bit timer register n (TMn). If they match, an interrupt request (INTTMn) is issued.

CRn0 is set using an 8-bit memory manipulation instruction. Any value from 00H to FFH can be set.

A RESET input makes CRn0 undefined.

Remark n = 0 to 2

(2) 8-bit timer register n (TMn)

TMn is used to count the number of pulses.

Its contents are read using an 8-bit memory manipulation instruction.

A RESET input clears TMn to 00H.

Remark n = 0 to 2



6.4.3 8-bit timer/event counter control registers

The 8-bit timer/event counter is controlled by the following registers.

- 8-bit timer mode control registers 0, 1, and 2 (TMC0, TMC1, and TMC2)
- Port mode register 2 (PM2)

(1) 8-bit timer mode control register 0 (TMC0)

TMC0 determines whether to enable or disable 8-bit timer register 0 (TM0) and specifies the count clock for TM0. TMC0 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears TMC0 to 00H.

Figure 6-16. 8-Bit Timer Mode Control Register 0 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
TMC0	TCE0	0	0	0	0	TCL01	TCL00	0	FF53H	00H	R/W

TCE0	8-bit timer register 0 operation control						
0	Operation disabled (TM0 is cleared to 0.)						
1	Operation enabled						

TCL01	TCL00	8-bit timer register 0 count clock selection
0	0	fx/2 ⁶ (78.1 kHz)
0	1	fx/2 ⁹ (9.77 kHz)
1	0	Rising edge of TI0
1	1	Falling edge of TI0

Caution Always stop the timer before setting TMC0.

Remarks 1. fx: Main system clock oscillation frequency

2. The parenthesized values apply to operation at fx = 5.0 MHz.



(2) 8-bit timer mode control register 1 (TMC1)

TMC1 determines whether to enable or disable 8-bit timer register 1 (TM1) and specifies the count clock for TM1.

TMC1 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears TMC1 to 00H.

Figure 6-17. 8-Bit Timer Mode Control Register 1 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
TMC1	TCE1	0	0	0	0	TCL11	TCL10	0	FF57H	00H	R/W

	TCE1	8-bit timer register 1 operation control							
	0	Operation disabled (TM1 is cleared to 0.)							
ſ	1	Operation enabled							

TCL11	TCL10	8-bit timer register 1 count clock selection
0	0	fx/2 ⁴ (312.5 kHz)
0	1	fx/2 ⁸ (19.5 kHz)
1	0	Rising edge of TI1
1	1	Falling edge of TI1

Caution Always stop the timer before setting TMC1.

Remarks 1. fx: Main system clock oscillation frequency

2. The parenthesized values apply to operation at fx = 5.0 MHz.



(3) 8-bit timer mode control register 2 (TMC2)

TMC2 determines whether to enable or disable 8-bit timer register 2 (TM2) and specifies the count clock for TM2. It also controls the operation of the output control circuit of 8-bit timer counter 2.

TMC2 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears TMC2 to 00H.

Figure 6-18. 8-Bit Timer Mode Control Register 2 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
TMC2	TCE2	0	0	0	0	TCL21	TCL20	TOE2	FF5BH	00H	R/W

TCE2	8-bit timer register 2 operation control						
0	Operation disabled (TM2 is cleared to 0.)						
1	Operation enabled						

TCL21	TCL20	8-bit timer register 2 count clock selection
0	0	f _x /2 ³ (625 kHz)
0	1	f√2 ⁷ (39.1 kHz)
1	0	fхт (32.768 kHz)
1	1	Not to be set

T	OE2	8-bit timer counter 2 output control
	0	Output disabled (port mode)
	1	Output enabled

Caution Always stop the timer before setting TMC2.

Remarks 1. fx: Main system clock oscillation frequency

2. fxT: Subsystem clock oscillation frequency

3. The parenthesized values apply to operation at fx = 5.0 MHz or fxT = 32.768 kHz.

μ**PD78F9418**



(4) Port mode register 2 (PM2)

PM2 specifies whether each bit of port 2 is used for input or output.

To use the P23/CMPTOUT0/TO2 pin for timer output, the PM23 and P23 output latches must be reset to 0.

PM2 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input loads FFH into PM2.

Figure 6-19. Port Mode Register 2 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W

PM23	P23 pin input/output mode selection
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)



6.5 Clock Timer

6.5.1 Clock timer functions


The clock timer has the following functions.

- Clock timer
- Interval timer

The clock and interval timers can be used at the same time.

Figure 6-20 is a block diagram of the clock timer.

Figure 6-20. Clock Timer Block Diagram





(1) Clock timer

The 4.19-MHz main system clock or 32.768-kHz subsystem clock is used to issue an interrupt request (INTWT) at 0.5-second intervals.

Caution When the main system clock is operating at 5.0 MHz, it cannot be used to generate a 0.5-second interval. In this case, the subsystem clock, which operates at 32.768 kHz, should be used instead.

(2) Interval timer

The interval timer is used to generate an interrupt request (INTWT) at specified intervals.

Table 6-8. Interval Generated Using the Interval Timer

Interval	Operation at fx = 5.0 MHz	Operation at fx = 4.19 MHz	Operation at fxt = 32.768 kHz
2 ⁴ × 1/fw	409.6 μs	489 μs	488 μs
$2^5 \times 1/f_W$	819.2 μs	978 μs	977 μs
2 ⁶ × 1/f _W	1.64 ms	1.96 ms	1.95 ms
2" × 1/fw	3.28 ms	3.91 ms	3.91 ms
2 ⁸ × 1/f _W	6.55 ms	7.82 ms	7.81 ms
2° × 1/fw	13.1 ms	15.6 ms	15.6 ms

Remark fw : Clock timer clock frequency $(fx/2^7 \text{ or } fxT)$

fx: Main system clock oscillation frequency $fx\tau$: Subsystem clock oscillation frequency

6.5.2 Clock timer configuration

The clock timer consists of the following hardware.

Table 6-9. Clock Timer Configuration

Item	Configuration
Counter	5 bits
Prescaler	9 bits
Control register	Clock timer mode control register (WTM)



6.5.3 Register for controlling the clock timer

The clock timer mode control register (WTM) is used to control the clock timer.

• Clock timer mode control register (WTM)

The WTM selects a count clock for the clock timer and specifies whether to enable clocking of the timer. It also specifies the prescaler interval and how the 5-bit counter is controlled.

The WTM is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears the WTM to 00H.

Figure 6-21. Clock Timer Mode Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
WTM	WTM7	WTM6	WTM5	WTM4	0	0	WTM1	WTM0	FF4AH	00H	R/W

WTM7	Clock timer count clock selection
0	f _x /2 ⁷ (39.1 kHz)
1	f _{XT} (32.768 kHz)

WTM6	WTM5	WTM4	Prescaler interval selection
0	0	0	$2^4/\text{fw}$ (488 μ s)
0	0	1	2 ⁵ /fw (977 μs)
0	1	0	2 ⁶ /fw (1.95 ms)
0	1	1	$2^{7}/\text{fw}$ (3.91 ms)
1	0	0	28/fw (7.81 ms)
1	0	1	2 ⁹ /fw (15.6 ms)
Other settings		3	Not to be set

WTM1	Control of 5-bit counter operation
0	Cleared after stop
1	Started

WTM0	Clock timer operation			
0	Operation disabled (both prescaler and timer cleared)			
1	Operation enabled			

Remarks 1. fw: Clock timer clock frequency (fx/2⁷ or fxT)

2. fx: Main system clock oscillation frequency

3. fxT: Subsystem clock oscillation frequency

4. The parenthesized values apply to operation at fx = 5.0 MHz or fw = 32.768 kHz.



6.6 Watchdog Timer

6.6.1 Watchdog timer functions

The watchdog timer has the following functions.

(1) Watchdog timer

The watchdog timer is used to detect unintended program loops. If an unintended program loop is detected, a nonmaskable interrupt or RESET signal is generated.

(2) Interval timer

The interval timer is used to generate interrupts at specified intervals.

6.6.2 Watchdog timer configuration

The watchdog timer consists of the following hardware.

Table 6-10. Watchdog Timer Configuration

Item	Configuration
Control register	Timer clock selection register 2 (TCL2) Watchdog timer mode register (WDTM)



Internal bus TMMK4 Prescaler 1x 2¹⁰ fx 2⁶ RUN 28 INTWDT TMIF4 maskable Clear interrupt request Selector Control 7-bit counter RESET circuit INTWDT nonmaskable interrupt request 3 TCL22 TCL21 TCL20 WDTM4 WDTM3 Timer clock selection register 2 Watchdog timer mode register Internal bus

Figure 6-22. Watchdog Timer Block Diagram



6.6.3 Watchdog timer control registers

The watchdog timer is controlled by the following registers.

- Timer clock selection register 2 (TCL2)
- Watchdog timer mode register (WDTM)

(1) Timer clock selection register 2 (TCL2)

TCL2 specifies the count clock for the watchdog timer.

TCL2 is set using an 8-bit memory manipulation instruction.

A RESET input clears TCL2 to 00H.

Figure 6-23. Timer Clock Selection Register 2 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
TCL2	0	0	0	0	0	TCL22	TCL21	TCL20	FF42H	00H	R/W

TCL22	TCL21	TCL20	Watchdog timer count clock selection	Interval time
0	0	0	fx/2 ⁴ (312.5 kHz)	2 ¹¹ /fx (410 μs)
0	1	0	fx/2 ⁶ (78.1 kHz)	2 ¹³ /fx (1.64 ms)
1	0	0	fx/2 ⁸ (19.5 kHz)	2 ¹⁵ /fx (6.55 ms)
1	1	0	fx/2 ¹⁰ (4.88 kHz)	2 ¹⁷ /fx (26.2 ms)
Other settings			Not to be set	

Remarks 1. fx: Main system clock oscillation frequency

2. The parenthesized values apply to operation at fx = 5.0 MHz.



(2) Watchdog timer mode register (WDTM)

The WDTM specifies the watchdog timer operation mode and whether to enable or disable counting.

The WDTM is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears the WDTM to 00H.

Figure 6-24. Watchdog Timer Mode Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
WDTM	RUN	0	0	WDTM4	WDTM3	0	0	0	FFF9H	00H	R/W

RUN	Watchdog timer operation selection Note 1
0	Stops counting.
1	Clears the counter and causes it start.

WDTM4	WDTM3	Watchdog timer operation mode selection Note 2
0	0	Operation disabled
0	1	Internal timer mode (When an overflow occurs, a maskable interrupt is issued.) ^{Note 3}
1	0	Watchdog timer mode 1 (When an overflow occurs, a nonmaskable interrupt is issued.)
1	1	Watchdog timer mode 2 (When an overflow occurs, a reset operation is started.)

- **Notes 1.** Once the RUN bit has been set (1), it is impossible to zero-clear it by software. So, once counting begins, it cannot be stopped by any means other than a RESET input.
 - 2. Once WDTM3 and WDTM4 have been set (1), it is impossible to zero-clear them by software.
 - 3. The interval timer starts operating when the RUN bit is set to 1.
- Cautions 1. If the RUN bit is set to 1, and the watchdog timer is cleared, the actual overflow time becomes 0.8 % (maximum) less than the time specified in timer clock selection register 2.
 - 2. To use watchdog timer mode 1 or 2, ensure that the interrupt request flag (TMIF4) is set to 0, before setting WDTM4 to 1. If TMIF4 is set to 1, selecting mode 1 or 2 causes a nonmaskable interrupt to be issued at the instant rewriting ends.



6.7 10-Bit A/D Converter

6.7.1 10-bit A/D converter functions

The 10-bit A/D converter converts input analog voltages to digital signals with an 10-bit resolution. It can control up to seven analog input channels (ANI0 to ANI6).

A/D conversion can be started only by software.

One of analog inputs ANI0 to ANI6 is selected for A/D conversion. A/D conversion is performed repeatedly, with an interrupt request (INTAD) being issued each time an A/D session is completed.

6.7.2 Configuration of the 10-bit A/D converter

The A/D converter consists of the following hardware.

Table 6-11. 10-Bit A/D Converter Configuration

Item	Configuration
Analog input	7 channels (ANI0 to ANI6)
Register	Successive approximation register (SAR) A/D conversion result register (ADCR)
Control register	A/D converter mode register (ADM) A/D input selection register (ADS)






Figure 6-25. A/D Converter Block Diagram

(1) Successive approximation register (SAR)

The SAR receives the result of comparing an analog input voltage and a voltage at a voltage tap (comparison voltage), received from the serial resistor string, starting from the most significant bit (MSB).

Upon receiving all the bits, down to the least significant bit (LSB), that is, upon the completion of A/D conversion, the SAR sends its contents to the A/D conversion result register.

(2) A/D conversion result register (ADCR)

The ADCR holds the result of A/D conversion. Each time A/D conversion ends, the conversion result received from the successive approximation register is loaded into the ADCR.

The ADCR can be manipulated using a 16-bit memory manipulation instruction.

The value of this register becomes unpredictable upon the input of a RESET signal.

Caution When read with an 8-bit memory manipulation instruction, the eight high-order bits of the 10-bit conversion result are read.

(3) Sample-and-hold circuit

The sample-and-hold circuit samples consecutive analog inputs from the input circuit, one by one, and sends them to the voltage comparator. The sampled analog input voltage is held during A/D conversion.

(4) Voltage comparator

The voltage comparator compares an analog input with the voltage output by the serial resistor string.



(5) Serial resistor string

The serial resistor string is configured between AVREF and AVss. It generates the reference voltages against which analog inputs are compared.

(6) ANIO to ANI6 pins

Pins ANI0 to ANI6 are analog input pins for the A/D converter. They are used to receive the analog signals to be subject to A/D conversion.

Caution Do not supply pins ANI0 to ANI6 with voltages that fall outside the rated range. If a voltage greater than AVREF or less than AVss (even if within the absolute maximum rating) is supplied to any of these pins, the conversion value for the corresponding channel will be undefined. Furthermore, the conversion values for the other channels may also be affected.

(7) AVREF pin

The AVREF pin is a reference voltage pin for the A/D converter.

Signals received at pins ANI0 to ANI6 are converted to digital signals while referencing the voltage across the AVREF and AVSS pins.

(8) AVss pin

The AVss pin is a ground potential pin for the A/D converter. This pin must be held at the same potential as the Vsso pin, even while the A/D converter is not being used.

(9) AVDD pin

The AV_{DD} pin is an analog power supply pin for the A/D converter. This pin must be held at the same potential as the V_{DDO} pin, even while the A/D converter is not being used.



6.7.3 10-bit A/D converter control registers

The following two registers are used to control the 10-bit A/D converter.

- A/D converter mode register (ADM)
- A/D input selection register (ADS)

(1) A/D converter mode register (ADM)

The ADM specifies the conversion time for analog inputs. It also specifies whether to enable conversion.

The ADM can be manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears the ADM to 00H.

Figure 6-26. A/D Converter Mode Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
ADM	ADCS	0	FR2	FR1	FR0	0	0	0	FF80H	00H	R/W

ADCS	A/D conversion control
0	Conversion disabled
1	Conversion enabled

FR2	FR1	FR0		A/D conversion time selection ^{Note 1}	
0	0	0	144/fx	(28.8 μs)	
0	0	1	120/fx	(24 μs)	
0	1	0	96/fx	(19.2 μs)	
1	0	0	72/fx	(14.4 μs)	
1	0	1	60/fx	(not to be set ^{Note 2})	
1	1	0	48/fx	(not to be set ^{Note 2})	
Other settings Not to be set					

- **Notes 1.** The specifications of FR2, FR1, and FR0 must be such that the A/D conversion time is at least 14 μ s.
 - 2. These bit combinations must not be used, as the A/D conversion time will fall below 14 μ s.

Caution The result of conversion performed immediately after bit 7 (ADCS) is set is undefined.

Remarks 1. fx: Main system clock oscillation frequency

2. The parenthesized values apply to operation at fx = 5.0 MHz.



(2) A/D input selection register (ADS)

The ADS register specifies the port used to input the analog voltages to be converted to a digital signal. The ADS can be manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears the ADS to 00H.

Figure 6-27. A/D Input Selection Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
ADS	0	0	0	0	0	ADS2	ADS1	ADS0	FF84H	00H	R/W

ADS2	ADS1	ADS0	Analog input channel specification
0	0	0	ANIO
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
1	0	1	ANI5
1	1	0	ANI6
1	1	1	Not to be set



6.8 Comparator

6.8.1 Comparator functions

The comparator has the following functions.

(1) Input voltage comparison

The comparator compares an input voltage at the reference voltage input pin (CMPREF0) with an input voltage at the comparator input pin (CMPIN0). The comparison result can be read using memory manipulation instructions.

(2) Interrupt generation

The comparator output (selectable with a rising and/or falling edge) is used to generate an interrupt request signal (INTCMP).

(3) Clock output

When CMPREF0 > CMPIN0, the output of 8-bit timer counter 2 (TM2) is directed to the CMPTOUT0 pin.

(4) Open-drain output selection

Comparator mode register 0 (CMPRM0) is used to specify a port as an N-ch open-drain output.

6.8.2 Comparator configuration

The comparator consists of the following hardware.

(1) CMPIN0

This is the comparator input pin.

(2) CMPTOUT0

This is the comparator output pin.

(3) CMPREF0

This is the comparator reference voltage input pin.

Figure 6-28 is a block diagram of the comparator.

NEC μ PD78F9418

Internal bus P23 PM23 output latch CMPTOUT0/P23 8-bit timer 2 /TO2 (TM2) output Selector Timing control CMPIN0 ◎ CMPREF0 ◎ ► INTCMP OPDR CMPOUT **CMPON** SELCMP Comparator mode register 0 Internal bus

Figure 6-28. Comparator Block Diagram



6.8.3 Comparator control register

The comparator is controlled by the following register.

(1) Comparator mode register 0 (CMPRM0)

CMPRM0 controls the power supply and output of the comparator. It also selects an open drain output for the comparator.

CMPRM0 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears CMPRM0 to 00H.

Figure 6-29. Comparator Mode Register 0 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
CMPRM0	0	0	0	0	CMPON	SELCMP	OPDR	CMPOUT	FF4EH	00H	R/W ^{Note}
	CMPON					Co	mparat	or power	supply ON/Of	FF control	
	0	Comp	arator	power	supply (OFF					
	1	Comp	arator	oower	supply (NC					
'											
	SELCMP		Clock output control								
	0	8-bit t	imer co	unter (TM2) o	utput					
	1	8-bit t	imer co	unter 2	2 (TM2)	output	if CMPF	REF0 > C	CMPIN0		
·											
	OPDR						Ор	en-drain	output selecti	on	
	0	CMO	S outpu	t							
	1	N-ch	open-dı	ain ou	tput						
'	•										

Note Bit 0 is read-only.

CMPOUT

Cautions 1. Bits 4 to 7 must be fixed to 0.

The comparator output is read.

- 2. If the comparator is enabled (CMPON = 1), noise may be induced. If it is necessary to generate an interrupt request signal (INTCMP) from the output of the comparator, enable the comparator (CMPON = 1) then clean the interrupt request flag (CMPIF) to 0, before enabling interrupts.
- 3. Similarly, if it is necessary to direct the output of the comparator to the port, enable the comparator (CMPON = 1) in advance.



6.9 Serial Interface Channel 0

6.9.1 Functions of serial interface channel 0

Serial interface channel 0 has the following three modes.

- · Operation stopped mode
- · Asynchronous serial interface (UART) mode
- Three-wire serial I/O mode

(1) Operation stopped mode

This mode is used when serial transfer is not performed. Power consumption is minimized in this mode.

(2) Asynchronous serial interface (UART) mode

This mode is used to send and receive the one byte of data that follows a start bit. It supports full-duplex communication

Serial interface channel 0 contains a dedicated UART baud rate generator, enabling communication over a wide range of baud rates. It is also possible to define baud rates by dividing the frequency of the input clock pulse at the ASCK pin.

(3) Three-wire serial I/O mode (switchable between MSB-first and LSB-first transmission)

This mode is used to transmit 8-bit data, using three lines: a serial clock (\overline{SCK}) line and two serial data lines (SI and SO).

As it supports simultaneous transmission and reception, three-wire serial I/O mode requires less processing time for data transmission than asynchronous serial interface mode.

Because, in three-wire serial I/O mode, it is possible to select whether 8-bit data transmission begins with the MSB or LSB, channel 0 can be connected to any device regardless of whether that device is designed for MSB-first or LSB-first transmission.

Three-wire serial I/O mode is useful for connecting peripheral I/O circuits and display controllers having conventional clock synchronous serial interfaces, such as those of the 75X/XL, 78K, and 17K series devices.

6.9.2 Serial interface channel 0 configuration


Serial interface channel 0 consists of the following hardware.

Table 6-12. Serial Interface Channel 0 Configuration

Item	Configuration
Register	Transmission shift register (TXS) Reception shift register (RXS) Reception buffer register (RXB)
Control register	Serial operation mode register 0 (CSIM0) Asynchronous serial interface mode register (ASIM) Asynchronous serial interface status register (ASIS) Baud rate generator control register (BRGC)

Internal bus Asynchronous serial interface Asynchronous serial interface status register mode register Reception buffer register (RXB/SIO0) Direction control CL PΕ OVE TXE RXE PS₁ PS0 SL FΕ circuit Transmission shift register Direction control (TXS/SIO0) circuit Reception shift register RxD/SI/P22 (O) (RXS) TxD/SO/P21 (O) PM21 SCK output control circuit Reception Transmission control circuit control circuit ► INTSR/INTCSI0 PM20 ► INTST ASCK/SCK/P20 (O) Note Baud rate generator $fx/2-fx/2^8$ CSIE0 TXE RXE **CSCK** CSIE0 DIR0 CSCK TPS3 TPS2 TPS1 TPS0 Baud rate generator Serial operation mode register 0 control register Internal bus 63

Figure 6-30. Serial Interface Channel 0 Block Diagram





(1) Transmission shift register (TXS)

The TXS is a register in which transmission data is prepared. The transmission data is output from the TXS bit-serially.

When the data length is seven bits, bits 0 to 6 of the data in the TXS will be transmission data. Writing data to the TXS triggers transmission.

The TXS can be write-accessed, using an 8-bit memory manipulation instruction, but cannot be read-accessed. A RESET input loads FFH into the TXS.

Caution Do not write to the TXS during transmission.

The TXS and the reception buffer register (RXB) are mapped at the same address, such that any attempt to read from the TXS results in a value being read from the RXB.

(2) Reception shift register (RXS)

The RXS is a register in which serial data, received at the RxD pin, is converted to parallel data. Once one entire byte has been received, the RXS feeds the reception data to the reception buffer register (RXB).

The RXS cannot be manipulated directly by a program.

(3) Reception buffer register (RXB)

The RXB is used to hold reception data. Once the RXS has received one entire byte of data, it feeds that data into the RXB.

When the data length is seven bits, the reception data is sent to bits 0 to 6 of the RXB, in which the MSB is fixed to 0.

The RXB can be read-accessed, using an 8-bit memory manipulation instruction, but cannot be write-accessed. A RESET input makes the RXB undefined.

Caution The RXB and the transmission shift register (TXS) are mapped at the same address, such that any attempt to write to the RXB results in a value being written to the TXS.

(4) Transmission control circuit

The transmission control circuit controls transmission. For example, it adds start, parity, and stop bits to the data in the transmission shift register (TXS), according to the setting of the asynchronous serial interface mode register (ASIM).

(5) Reception control circuit

The reception control circuit controls reception according to the setting of the asynchronous serial interface mode register (ASIM). It also checks for errors, such as parity errors, during reception. If an error is detected, the asynchronous serial interface status register (ASIS) is set according to the status of the error.



6.9.3 Serial interface channel 0 control registers

Serial interface channel 0 is controlled by the following registers.

- Serial operation mode register 0 (CSIM0)
- Asynchronous serial interface mode register (ASIM)
- Asynchronous serial interface status register (ASIS)
- Baud rate generator control register (BRGC)

(1) Serial operation mode register 0 (CSIM0)

CSIM0 is used to make the settings related to three-wire serial I/O mode.

CSIM0 is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears CSIM0 to 00H.

Figure 6-32. Serial Operation Mode Register 0 Format

Symbol	7	6	5	4	3	2	1	0		Address	When reset	R/W
CSIM0	CSIE0	0	0	0	0	DIR0	CSCK	0		FF72H	00H	R/W
-												
	CSIE0					Three-\	wire seria	al I/O m	node	operation	control	
	0	Opera ^c	tion disa	abled								
	1	Opera	peration enabled									
	DIR0						First	t-bit sp	ecifi	cation		
	0	MSB										
	1	LSB										
-												
	CSCK					Three	-wire seri	ial I/O ı	mod	e clock sele	ection	
	0	Extern	al clock	pulse i	nput t	o the SC	CK0 pin					
ľ	1	Outpu	t of the o	dedicate	ed baı	ud rate (generator	r				

Cautions 1. Bit 0 and bits 3 to 6 must be fixed to 0.

2. CSIM0 must be cleared to 00H, if UART mode is selected.



(2) Asynchronous serial interface mode register (ASIM)

The ASIM is used to make the settings related to asynchronous serial interface mode.

The ASIM is set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears the ASIM to 00H.

Figure 6-33. Asynchronous Serial Interface Mode Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
ASIM	TXE	RXE	PS1	PS0	CL	SL	0	0	FF70H	00H	R/W

TXE	Transmission control
0	Transmission disabled
1	Transmission enabled

RXE	Reception control
0	Reception disabled
1	Reception enabled

PS1	PS0	Parity bit specification
0	0	No parity
0	1	At transmission, the parity bit is fixed to 0. At reception, a parity check is not made; no parity error is reported.
1	0	Odd parity
1	1	Even parity

CI		Character length specification
0	7 bits	
1	8 bits	

SL	Transmission data stop bit length
0	1 bit
1	2 bits

Cautions 1. Bits 0 and 1 must be fixed to 0.

- 2. If three-wire serial I/O mode is selected, the ASIM must be cleared to 00H.
- 3. Before switching from one mode to another, stop both serial transmission and reception.



Table 6-13. Serial Interface Channel 0 Operation Mode Settings

(1) Operation stopped mode

AS	SIM		CSIMO)	PM22	P22	PM21	P21	PM20	P20	First	Shift	P22/SI/RxD	P21/SO/TxD	P20/SCK/ ASCK pin
TXE	RXE	CSIE0	DIR0	CSCK		FZZ	FIVIZI	FZI	FIVIZU	F20	bit	clock	pin function	pin function	function
0	0	0	×	×	×Note 1	×Note 1	ı	1	P22	P21	P20				
Othe	Other settings								Not to be set						

(2) Three-wire serial I/O mode

AS	SIM		CSIMO)	PM22	P22	PM21	P21	PM20	P20	First	Shift	P22/SI/RxD	P21/SO/TxD	P20/SCK/ ASCK pin
TXE	RXE	CSIE0	DIR0	CSCK		1 22	I IVIZ I	121	I WIZO	. 20	bit	clock	pin function	pin function	function
0	0	1	0	0	1 Note 2	× ^{Note 2}	0	1	1	×	MSB	External clock	SI0 ^{Note 2}	SO0 (CMOS output)	SCK0 input
				1					0	1		Internal clock			SCK0 output
		1	1	0					1	×	LSB	External clock			SCK0 input
				1					0	1		Internal clock			SCK0 output
Other settings											Not to	be set			

(3) Asynchronous serial interface mode

AS	SIM		CSIMO)	PM22	P22	PM21	P21	PM20	P20	First	Shift	P22/SI/RxD	P21/SO/TxD	P20/SCK/ ASCK pin
TXE	RXE	CSIE0	DIR0	CSCK			1 IVIZ I	121	FIVIZU	F20	bit	clock	pin function	pin function	function
1	0	0	0	0	×Note 1	× ^{Note 1}	0	1	1	×	LSB	External clock	P22	TxD (CMOS output)	ASCK input
									×Note 1	× ^{Note 1}		Internal clock			P20
0	1	0	0	0	1	×	×Note 1	× ^{Note 1}	1	×		External clock	RxD	P21	ASCK input
									×Note 1	× ^{Note 1}		Internal clock			P20
1	1	0	0	0	1	×	0	1	1	×		External clock		TxD (CMOS output)	ASCK input
									×Note 1	× ^{Note 1}		Internal clock			P20
Other settings												be set			

Notes 1. These pins can be used for port functions.

2. When only transmission is used, these pins can be used as P22 (CMOS input/output).

Remark ×: Don't care.



(3) Asynchronous serial interface status register (ASIS)

The ASIS is used to display the type of a reception error, if it occurs while asynchronous serial interface mode is set.

The ASIS is set using an 8-bit memory manipulation instruction.

The contents of the ASIS are undefined in three-wire serial I/O mode.

A RESET input clears the ASIS to 00H.

Figure 6-34. Asynchronous Serial Interface Status Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
ASIS	0	0	0	0	0	PE	FE	OVE	FF71H	00H	R

PE	Parity error flag							
0	No parity error has occurred.							
1	A parity error has occurred (parity mismatch in transmission data).							

FE	Framing error flag							
0	No framing error has occurred.							
1	A framing error has occurred (no stop bit detected). Note 1							

OVE	Overrun error flag
0	No overrun error has occurred.
1	An overrun error has occurred. Note 2 (Before data was read from the reception buffer register, the subsequent reception sequence was completed.)

- **Notes 1.** Even if 2 is specified for the number of stop bits (using bit 2 (SL) of the ASIM), only one stop bit is detected at reception.
 - **2.** After an overrun occurs, read-access the reception buffer register (RXB). Otherwise, the overrun error will recur each time data is received.

(4) Baud rate generator control register (BRGC)

The BRGC is used to specify the serial clock for serial interface channel 0.

The BRGC is set using an 8-bit memory manipulation instruction.

A RESET input clears the BRGC to 00H.

Figure 6-35. Baud Rate Generator Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
BRGC	TPS3	TPS2	TPS1	TPS0	0	0	0	0	FF73H	00H	R/W

TPS3	TPS2	TPS1	TPS0	3-bit counter source clock selection	n
0	0	0	0	fx/2 (2.5 MHz)	1
0	0	0	1	$f_{x}/2^{2}$ (1.25 MHz)	2
0	0	1	0	$f_{x}/2^{3}$ (625 kHz)	3
0	0	1	1	fx/2 ⁴ (313 kHz)	4
0	1	0	0	fx/2 ⁵ (156 kHz)	5
0	1	0	1	$fx/2^6$ (78.1 kHz)	6
0	1	1	0	f _x /2 ⁷ (39.1 kHz)	7
0	1	1	1	fx/2 ⁸ (19.5 kHz)	8
1	0	0	0	External clock pulse input at the ASCK pinNote	_
Other	setting	S		Not to be set	

Note An external clock can be used only in UART mode.

Cautions 1. Any attempt to write to the BRGC during communication adversely affects the output of the baud rate generator, thus hampering normal operation. Therefore, do not write to the BRGC during communication.

2. Do not select n = 1 during operation at fx = 5.0 MHz, as n = 1 causes the rated baud rate to be exceeded.

Remarks 1. fx: Main system clock oscillation frequency

2. n : Value specified in TPS0 to TPS3 $(1 \le n \le 8)$

3. The parenthesized values apply to operation at fx = 5.0 MHz.



The transmission and reception clock pulses used to generate the baud rate are obtained by dividing the frequency of the main system clock pulse or a signal input to the ASCK pin.

(a) Generating transmission and reception clock pulses for baud rates based on the main system clock

The frequency of the main system clock is divided to generate the transmission and reception clock pulses. The baud rate generated based on the main system clock is determined using the following expression.

[Baud rate] =
$$\frac{fx}{2^{n+1} \times 8}$$
 [Hz]

fx : Main system clock oscillation frequency $n \ : \ Value \ specified \ at \ TPS0 \ to \ TPS3 \ (2 \le n \le 8)$

Table 6-14. Relationships between Main System Clock Frequencies and Baud Rates (Example)

Baud rate (bps)	BRGC setting	Error (%)	
		fx = 5.0 MHz	fx = 4.9152 MHz
1 200	70H	1.73	0
2 400	60H		
4 800	50H		
9 600	40H		
19 200	30H		
38 400	20H		
76 800	10H		



(b) Generating transmission and reception clock pulses for baud rates based on an external clock pulse received at the ASCK pin

The frequency of an external clock pulse received at the ASCK pin is used to generate the transmission and reception clock pulses. The baud rate generated based on the external clock pulse received at the ASCK pin is determined using the following expression.

[Baud rate] =
$$\frac{\text{fasck}}{16}$$
 [Hz]

fasck: Frequency of clock pulse received at the ASCK pin

Table 6-15. Relationships between ASCK Pin Input Frequencies and Baud Rates (When BRGC = 80H)

Baud rate (bps)	ASCK pin input frequency (kHz)	
75	1.2	
150	2.4	
300	4.8	
600	9.6	
1 200	19.2	
2 400	38.4	
4 800	76.8	
9 600	153.6	
19 200	307.2	
31 250	500.0	
38 400	614.4	



6.10 LCD Controller/Driver

6.10.1 LCD controller/driver functions

The functions of the LCD controller/driver of the μ PD78F9418 are as follows:

- (1) Automatic output of segment and common signals based on automatic display data memory read
- (2) Five different display modes:
 - Static
 - 1/2 duty (1/2 bias)
 - 1/3 duty (1/2 bias)
 - 1/3 duty (1/3 bias)
 - 1/4 duty (1/3 bias)
- (3) Four different frame frequencies, selectable in each display mode
- (4) Up to 28 segment signal outputs (S0 to S27) and four common signal outputs (COM0 to COM3) Of these segment signal outputs, 12 outputs can be switched to input/output ports in 2-output units (P80/S27 to P87/S20 and P90/S19 to P93/S16).
- (5) Operation with a subsystem clock

Table 6-16 lists the maximum number of pixels that can be displayed in each display mode.

Table 6-16. Maximum Number of Pixels

Bias mode	Number of time slices	Common signals used	Maximum number of pixels
-	Static	COM0 (COM1-COM3)	28 (28 segment signals, 1 common signal) ^{Note 1}
1/2	2	COM0, COM1	56 (28 segment signals, 2 common signals) Note 2
	3	COM0-COM2	84 (28 segment signals, 3 common signals) Note 3
1/3	3	COM0-COM2	
	4	COM0-COM3	112 (28 segment signals, 4 common signals) Note 4

Notes 1. Three-digit LCD panel, each digit having an 8-segment & configuration.

- **2.** Seven-digit LCD panel, each digit having a 4-segment β configuration.
- 3. Nine-digit LCD panel, each digit having a 3-segment \mathcal{Z} configuration.
- **4.** Fourteen-digit LCD panel, each digit having a 2-segment $\mathcal Z$ configuration.



6.10.2 LCD controller/driver configuration

The LCD controller/driver consists of the following hardware.

Table 6-17. LCD Controller/Driver Configuration

Item	Configuration
Display output	28 segment signals (16 dedicated segment signals and 12 segment and input/output port signals) 4 common signals (COM0 to COM3)
Control register	LCD display mode register (LCDM) LCD port selector (LPS) LCD clock control register (LCDC)




Figure 6-36. LCD Controller/Driver Block Diagram



6.10.3 LCD controller/driver control registers

The following three types of registers are used to control the LCD controller/driver.

- LCD display mode register (LCDM)
- LCD port selector (LPS)
- LCD clock control register (LCDC)

(1) LCD display mode register (LCDM)

The LCDM specifies whether to enable display operation. It also specifies the operation mode, LCD drive power supply, and display mode.

The LCDM is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET clears the LCDM to 00H.

Figure 6-37. LCD Display Mode Register Format

,									Address		R/W
LCDM	LCDON	VAON	0	LIPS	0	LCDM2	LCDM1	LCDM0	FFB0H	00H	R/W

LCDON	Control of LCD display							
0	Display OFF (All segment outputs are deselected.)							
1	Display ON							

	VAON	LCD controller/driver operation mode ^{Note}
I	0	Normal operation
	1	Low-voltage operation

LIPS	LCD drive power supply selection					
0	LCD drive power is not supplied.					
1	LCD drive power is supplied to the BIAS pin.					

LCDM2	LCDM1	LCDM0	LCD controller/driver display mode selection							
			Number of time slices	Bias mode						
0	0	0	4	1/3						
0	0	1	3	1/3						
0	1	0	2	1/2						
0	1	1	3	1/2						
1	0	0	Static							
Other settings			Not to be set							

Note When the LCD display panel is not used, VAON and LIPS must be fixed to 0 to conserve power.

Caution Before attempting to manipulate VAON, set LIPS and LCDON to 0 to turn off the LCD.



(2) LCD port selector (LPS)

The LPS controls port and segment signal output switching.

The LPS is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET clears the LPS to 00H.

Figure 6-38. LCD Port Selector Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
LPS	0	0	LPS5	LPS4	LPS3	LPS2	LPS1	LPS0	FFB1H	00H	R/W

	LPS5	LPS4	LPS3	LPS2	LPS1	LPS0					
	P93/S16, P92/S17	P91/S18, P90/S19	P87/S20, P86/S21	P85/S22, P84/S23	P83/S24, P82/S25	P81/S26, P80/S27					
0	Used as ports (P	Used as ports (Pmn)									
1	Used as segments (Sx)										

Remark
$$m = 8$$
 $n = 0$ to 7 $m = 9$ $n = 0$ to 3 $\times = 16$ to 27



(3) LCD clock control register (LCDC)

The LCDC specifies the LCD clock and frame frequency.

The LCDC is manipulated using a 1-bit or 8-bit memory manipulation instruction.

A RESET clears the LCDC to 00H.

Figure 6-39. LCD Clock Control Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
LCDC	0	0	0	0	LCDC3	LCDC2	LCDC1	LCDC0	FFB2H	00H	R/W

LCDC3	LCDC2	LCD clock (fLCD) selection Note
0	0	fx/2 ⁷
0	1	fхт
1	0	Not to be set
1	1	

LCDC1	LCDC0	LCD frame frequency selection
0	0	fLcD/2 ⁶
0	1	fLcb/2 ⁷
1	0	fLcD/2 ⁸
1	1	fLcD/2 ⁹

Note Specify an LCD clock (fLcD) frequency of at least 32 kHz.

Table 6-18 lists the frame frequencies used when fxT (32.768 kHz) is supplied to the LCD clock (fLCD).

Table 6-18. Frame Frequencies (Hz)

Frame frequency Display duty ratio	f _{XT} /2 ⁹ (64 Hz)	fxт/2 ⁸ (128 Hz)	fxт/2 ⁷ (256 Hz)	fхт/2 ⁶ (512 Hz)
Static	64	128	256	512
1/2	32	64	128	256
1/3	21	43	85	171
1/4	16	32	64	128

Remark The parenthesized values apply when fxt (32.768 kHz) is supplied to the LCD clock (fLcD).



7. INTERRUPT FUNCTIONS

7.1 Interrupt Function Types

Two types of interrupt function are supported.

(1) Nonmaskable interrupt

A nonmaskable interrupt request is accepted unconditionally, that is, even when interrupts are disabled. A nonmaskable interrupt takes precedence over all other interrupts; it is not subjected to interrupt priority control.

A nonmaskable interrupt causes the standby release signal to be generated.

The μ PD78F9418 supports one nonmaskable interrupt source namely, the watchdog timer interrupt.

(2) Maskable interrupt

Maskable interrupts are those which are subjected to mask control. If two or more maskable interrupts occur simultaneously, the default priority listed in Table 7-1 applies.

The maskable interrupts cause the standby release signal to be generated.

The maskable interrupts supported by the μ PD78F9418 include 4 external interrupt sources and 12 internal interrupt sources.

7.2 Interrupt Sources and Configuration

The μ PD78F9418 supports a total of 17 maskable and nonmaskable interrupt sources. (See **Table 7-1**.)



Table 7-1. Interrupt Sources

Interrupt type	Default priority ^{Note 1}		Interrupt source	Internal/external	Vector table	Basic configuration
		Name	Trigger		address	type ^{Note 2}
Nonmaskable interrupt	-	INTWDT	Watchdog timer overflow (when watchdog timer mode 1 is selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (when the interval timer mode is selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTSR	End of UART reception on serial interface channel 0	Internal	000EH	(B)
		INTCSI0	End of three-wire SIO transfer reception on serial interface channel 0			
	6	INTST	End of UART transmission on serial interface channel 0		0010H	
	7	INTWT	Clock timer interrupt		0012H	
	8	INTWTI	Interval timer interrupt		0014H	
	9	INTTM0	Generation of match signal for 8-bit timer/event counter 0		0016H	
	10	INTTM1	Generation of match signal for 8-bit timer/event counter 1		0018H	
	11	INTTM2	Generation of match signal for 8-bit timer counter 2		001AH	
	12	INTTM5	Generation of match signal for 16-bit timer counter 5		001CH	
	13	INTKR	Key return signal detection		001EH	
	14	INTAD	A/D conversion completion signal		0020H	
	15	INTCMP	Comparator signal		0022H	


Notes 1. The default priority regulates which maskable interrupt is higher, when two or more maskable interrupts are requested simultaneously. Zero signifies the highest priority, while 15 is the lowest.

2. Basic configuration types (A), (B), and (C) correspond to (A), (B), and (C) in Figure 7-1, respectively.




Figure 7-1. Basic Configuration of Interrupt Functions


(A) Internal nonmaskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt



IF : Interrupt request flagIE : Interrupt enable flagMK : Interrupt mask flag



7.3 Interrupt Function Control Registers

The interrupt functions are controlled by the following registers.

- Interrupt request flag registers (IF0 and IF1)
- Interrupt mask flag registers (MK0 and MK1)
- External interrupt mode registers (INTM0 and INTM1)
- Program status word (PSW)
- Key return mode register (KRM)

Table 7-2 lists interrupt requests, the corresponding interrupt request flags, and interrupt mask flags.

Table 7-2. Interrupt Request Signals and Corresponding Flags

Interrupt request signal	Interrupt request flag	Interrupt mask flag
INTWDT	TMIF4	TMMK4
INTP0	PIF0	PMK0
INTP1	PIF1	PMK1
INTP2	PIF2	PMK2
INTP3	PIF3	PMK3
INTSR/INTCSI0	SRIF	SRMK
INTST	STIF	STMK
INTWT	WTIF	WTMK
INTWTI	WTIFI	WTMKI
INTTM0	TMIF0	TMMK0
INTTM1	TMIF1	TMMK1
INTTM2	TMIF2	TMMK2
INTTM5	TMIF5	TMMK5
INTKR	KRIF	KRMK
INTAD	ADIF	ADMK
INTCMP	CMPIF	СМРМК




(1) Interrupt request flag registers (IF0 and IF1)

An interrupt request flag is set (1), when the corresponding interrupt request is issued, or when the related instruction is executed. It is cleared (0), when the interrupt request is accepted, when a RESET signal is input, or when a related instruction is executed.

IF0 and IF1 are set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input clears IF0 and IF1 to 00H.

Figure 7-2. Interrupt Request Flag Register Format



XXIFX	Interrupt request flag				
0	No interrupt request signal has been issued.				
1	An interrupt request signal has been issued; an interrupt request has been made.				

- Cautions 1. The TMIF4 flag can be read- and write-accessed only when the watchdog timer is being used as an interval timer. It must be cleared to 0 if the watchdog timer is used in watchdog timer mode 1 or 2.
 - 2. When port 2 is being used as an output port, and its output level is changed, an interrupt request flag is set, because this port is also used as an external interrupt input. To use port 2 in output mode, therefore, the interrupt mask flag must be set to 1 in advance.




(2) Interrupt mask flag registers (MK0 and MK1)

The interrupt mask flags are used to enable and disable the corresponding maskable interrupts.

MK0 and MK1 are set using a 1-bit or 8-bit memory manipulation instruction.

A RESET input loads FFH into MK0 and MK1.

Figure 7-3. Interrupt Mask Flag Register Format



	XXMKX	Interrupt handling control				
I	0	Enable interrupt handling.				
ĺ	1	Disable interrupt handling.				

- Cautions 1. When the watchdog timer is being used in watchdog timer mode 1 or 2, any attempt to read TMMK4 flag results in an undefined value being detected.
 - 2. When port 2 is being used as an output port, and its output level is changed, an interrupt request flag is set, because this port is also used as an external interrupt input. To use port 2 in output mode, therefore, the interrupt mask flag must be set to 1 in advance.



(3) External interrupt mode register 0 (INTM0)

INTM0 is used to specify an effective edge for INTP0 to INTP2.

INTM0 is set using an 8-bit memory manipulation instruction.

A RESET input clears INTM0 to 00H.

Figure 7-4. External Interrupt Mode Register 0 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
INTM0	ES21	ES20	ES11	ES10	ES01	ES00	0	0	FFECH	00H	R/W

ES21	ES20	INTP2 effective edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

ES11	ES10	INTP1 effective edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

ES01	ES00	INTP0 effective edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

Cautions 1. Bits 0 and 1 must be fixed to 0.

2. Before setting INTM0, set the corresponding interrupt mask flag register to 1 to disable interrupts.

To enable interrupts, clear (0) the corresponding interrupt request flag, then the corresponding interrupt mask flag register.



(4) External interrupt mode register 1 (INTM1)

INTM1 is used to specify an effective edge for INTP3 and INTCMP.

INTM1 is set using an 8-bit memory manipulation instruction.

A RESET input clears INTM1 to 00H.

Figure 7-5. External Interrupt Mode Register 1 Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
INTM1	ES61	ES60	0	0	0	0	ES31	ES30	FFEDH	00H	R/W

ES61	ES60	INTCMP effective edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

ES31	ES30	INTP3 effective edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

Cautions 1. Bits 2 to 5 must be fixed to 0.

2. Before setting INTM1, set the corresponding interrupt mask flag register to 1 to disable interrupts.

To enable interrupts, clear (0) the corresponding interrupt request flag, then the corresponding interrupt mask flag register.




(5) Program status word (PSW)

The program status word is used to hold the instruction execution result and the current status of the interrupt requests. The IE flag, used to enable and disable maskable interrupts, is mapped to the PSW.

The PSW can be read- and write-accessed in 8-bit units, as well as in 1-bit units when using bit manipulation instructions and dedicated instructions (EI and DI). When a vector interrupt is accepted, the PSW is automatically saved to a stack, and the IE flag is reset (0).

An RESET input loads 02H into the PSW.

Figure 7-6. Program Status Word Configuration



IE	Whether to enable/disable interrupt acceptance
0	Disable
1	Enable

(6) Key return mode register (KRM)

The KRM is used to specify the pin at which a key return signal is detected.

The KRM is set using a 1-bit or 8-bit memory manipulation instruction.

Bit 0 (KRM0) is set in 4-bit units for the KR0/P40 to KR3/P43 pins. Bits 4 and 5 (KRM4 and KRM5) are set in 1-bit units for the KR4/P44 and KR5/P45 pins, respectively.

A RESET input clears the KRM to 00H.

Figure 7-7. Key Return Mode Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
KRM	0	0	KRM5	KRM4	0	0	0	KRM0	FFF5H	00H	R/W

KRMn	Key return signal detection selection
0	Undetected
1	Detected (at the falling edge of port 4)

Cautions 1. Bits 1, 2, 3, 6, and 7 must be fixed to 0.

- 2. When KRM is set (1), the corresponding output pin is connected to a pull-up resistor unless it is in output mode. In output mode, the pull-up resistor is not connected.
- Before setting the KRM, set bit 5 of MK1 (KRMK = 1) to disable interrupts.
 To enable interrupts, clear bit 5 of IF1 (KRIF = 0), then bit 5 of MK1 (KRMK = 0).



P40/KR0 P41/KR1 Falling edge detection circuit

P44/KR4 P45/KR5 KRMK

Key return mode register (KRM)

Falling edge detection circuit

KRIF set signal

Figure 7-8. Falling Edge Detection Circuit

Note Selector used to select the pin to be used for falling edge input



8. STANDBY FUNCTION

8.1 Standby Function

The standby function is supported to minimize the system's power consumption. There are two standby modes: HALT and STOP.

HALT and STOP modes are selected using the HALT and STOP instructions, respectively.

(1) HALT mode

In HALT mode, the CPU clock is stopped. Interleaving normal mode with HALT mode can reduce the average power consumption.

(2) STOP mode

In STOP mode, the main system clock is stopped. As a result, main system clock-based operation is also stopped, thus minimizing power consumption.

Caution Before shifting to STOP mode, first stop the operation of the hardware, then execute the STOP instruction.



Table 8-1. Operation Statuses in HALT Mode

	HALT mode operation s system clock is running		HALT mode operation status while the subsystem clock is running						
Item	While the subsystem clock is running	While the subsystem clock is not running	While the main system clock is running	While the main system clock is not running					
Clock generator	Can operate with the m	Can operate with the main system clock.							
CPU	Operation disabled								
Port (output latch)	Remains in the state ex	tisting before the selection	of HALT mode.						
16-bit timer counter (TM5)	Operation enabled	Operation disabled							
8-bit timer/event counter (TM0 and TM1)	Operation enabled	Operation enabled Note 1							
8-bit timer counter (TM2)	Operation enabled	Operation enabled Note 2	Operation enabled	Operation enabled Note 3					
Clock timer	Operation enabled	Operation enabled Note 2	Operation enabled	Operation enabled Note 3					
Watchdog timer	Operation enabled			Operation disabled					
Serial interface	Operation enabled	Operation enabled							
A/D converter	Operation disabled			•					
LCD controller/driver	Operation enabled	Operation enabled Note 2	Operation enabled	Operation enabled Note 3					
Comparator	Operation enabled Note 5								
External interrupt	Operation enabled Note 6								

Notes 1. Operation is enabled only when TI0 or TI1 is selected as the count clock.

- 2. Operation is enabled while the main system clock is selected.
- **3.** Operation is enabled while the subsystem clock is selected.
- 4. Operation is enabled in both three-wire serial I/O and UART modes while an external clock is being
- **5.** Operation is enabled while TM2 is operating, or as an external interrupt.
- 6. Maskable interrupt that is not masked



Table 8-2. Operation Statuses in STOP Mode

Item	STOP mode operation status while the main system clock is running						
пеш	While the subsystem clock is running	While the subsystem clock is not running					
Clock generator	Does not operate with the main system clock.						
CPU	Operation disabled						
Port (output latch)	Remains in the state existing before the selection	of STOP mode.					
16-bit timer counter (TM5)	Operation disabled						
8-bit timer/event counter (TM0 and TM1)	Operation enabled ^{Note 1}						
8-bit timer counter (TM2)	Operation enabled ^{Note 2}	Operation disabled					
Clock timer	Operation enabled ^{Note 2}	Operation disabled					
Watchdog timer	Operation disabled						
Serial interface	Operation enabled Note 3						
A/D converter	Operation disabled						
LCD controller/driver	Operation enabled ^{Note 2}	Operation disabled					
Comparator	Operation enabled Notes 5 and 6	Operation enabled ^{Note 6}					
External interrupt	Operation enabled Note 4						

 $\textbf{Notes 1.} \ \ \textbf{Operation is enabled only when TI0 or TI1 is selected as the count clock}.$

- 2. Operation is enabled while the subsystem clock is selected.
- **3.** Operation is enabled in both three-wire serial I/O and UART modes while an external clock is being used.
- 4. Maskable interrupt that is not masked
- **5.** Operation is enabled while TM2 is running.
- **6.** Operation is enabled as an external interrupt.

8.2 Standby Function Control Register

The oscillation settling time selection register (OSTS) is used to control the wait time, from the time the STOP mode is deselected by an interrupt request, until oscillation settles.

The OSTS is manipulated using an 8-bit memory manipulation instruction.


A $\overline{\text{RESET}}$ input loads 04H into the OSTS. If a $\overline{\text{RESET}}$ input is used to deselect STOP mode, the time required for oscillation to settle will be 2^{15} /fx, rather than 2^{17} /fx.

Figure 8-1. Oscillation Settling Time Selection Register Format

Symbol	7	6	5	4	3	2	1	0	Address	When reset	R/W
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	FFFAH	04H	R/W

OSTS2	OSTS1	OSTS0	Oscillation settling time selection
0	0	0	2^{12} /fx (819 μ s)
0	1	0	2 ¹⁵ /fx (6.55 ms)
1	0	0	2 ¹⁷ /fx (26.2 ms)
Other	Other settings		Not to be set

Caution The wait time required to deselect STOP mode does not include the time ("a" in the following chart) required for the clock oscillation to settle after STOP mode is deselected, regardless of whether STOP mode is deselected by a RESET input or interrupt.



Remarks 1. fx: Main system clock oscillation frequency

2. The parenthesized values apply to operation at fx = 5.0 MHz.



9. RESET FUNCTIONS

The μ PD78F9418 can be reset using the following signals.

- (1) External reset signal input to the RESET pin
- (2) Internal reset signal generated upon the elapse of the period set in the watchdog timer, used for detecting an unintended program loop

The external and internal reset signals are functionally equivalent. When RESET is input, they cause program execution to begin at the addresses indicated at addresses 0000H and 0001H, respectively.

If a low level signal is applied to the RESET pin, or if the watchdog timer overflows, a reset occurs, causing each piece of the hardware to enter the states listed in Table 9-1. While a reset signal is being input, or while the oscillation frequency is settling immediately after the end of a reset sequence, each pin remains in the high-impedance state.

If a high level signal is applied to the RESET pin, a reset sequence is terminated, and program execution begins once the oscillation settling time (2¹⁵/fx) elapses. A watchdog timer overflow-based reset sequence is terminated automatically. Similarly, program execution begins upon the elapse of the oscillation settling time (2¹⁵/fx).

- Cautions 1. To use an external reset sequence, supply a low level signal to the $\overline{\text{RESET}}$ pin and maintain the signal for at least 10 μ s.
 - 2. When a reset is used to deselect STOP mode, the information related to the STOP mode is held during the reset sequence, that is, while the reset signal is applied. The port pins remain in the high-impedance state, however.

RESET © Reset control circuit Reset signal

Count clock Watchdog timer Stop

Figure 9-1. Reset Function Block Diagram



Table 9-1. State of the Hardware after a Reset

	Hardware	State after reset
Program counter (PC) ^{Note 1}		Loaded with the contents of the reset vector table (0000H, 0001H)
Stack pointer (SP)		Undefined
Program status word (PSW)		02H
RAM	Data memory	Undefined ^{Note 2}
	General-purpose register	Undefined ^{Note 2}
Ports (P0, P2, P4, P5, P8, P9)	(output latch)	00H
Port mode registers (PM0, PM2	2, PM4, PM5, PM8, PM9)	FFH
Pull-up resistor option registers	(PU0 to PU2)	00H
Processor clock control register	r (PCC)	02H
Subsystem clock oscillation mo	de register (SCKM)	00H
Subclock control register (CSS)		00H
Oscillation settling time selection	on register (OSTS)	04H
16-bit timer/counter 5	Timer register (TM5)	0000H
	Compare register (CR50)	FFFFH
	Capture register (TCP5)	Undefined
	Mode control register (TMC5)	00H
8-bit timer/event counters 0 to 2	Timer registers (TM0 to TM2)	00H
	Compare registers (CR00 to CR20)	Undefined
	Mode control registers (TMC0 to TMC2)	00H
Clock timer	Mode control register (WTM)	00H
Watchdog timer	Timer clock selection register (TCL2)	00H
	Mode register (WDTM)	00H
A/D converter	Mode register (ADM)	00H
	A/D converter input selection register (ADS)	00H
	10-bit A/D conversion result register (ADCR)	Undefined
Comparator	Mode register 0 (CMPRM0)	00H
LCD controller/driver	LCD display mode register (LCDM)	00H
	LCD port selector (LPS)	00H
	LCD clock control register (LCDC)	00H
Serial interface	Mode register (CSIM0)	00H
	Asynchronous serial interface mode register (ASIM)	00H
	Asynchronous serial interface status register (ASIS)	00H
	Baud rate generator control register (BRGC)	00H
	Transmission shift register (TXS)	FFH
	Reception buffer register (RXB)	Undefined
Interrupts	Request flag registers (IF0, IF1)	00H
	Mask flag registers (MK0, MK1)	FFH
	External interrupt mode registers (INTM0, INTM1)	00H
	Key return mode register (KRM)	00H

- **Notes 1.** While a reset signal is being input, and during the oscillation settling period, the contents of the PC will be undefined, while the remainder of the hardware will be the same as after the reset.
 - 2. In standby mode, the RAM enters the hold state after a reset.



10. FLASH MEMORY PROGRAMMING

Flash memory is used as the built-in program memory of the μ PD78F9418.

The flash memory can be written even while the device is installed in the target system (on-board write). To write a program into the flash memory, connect the dedicated flash writer (Flashpro II) to both the host machine and target system.

Remark The Flashpro II (formerly, Flashpro) is manufactured by Naito Densei Machida Seisakusho Co., Ltd.

10.1 Selecting the Transmission Method

The Flashpro II writes into flash memory by means of serial transmission. The transmission method to be used for writing is selected from those listed in Table 10-1. To select a transmission method, use the format shown in Figure 10-1, according to the number of VPP pulses listed in Table 10-1.

Number of channels Transmission method Pins Number of VPP pulses 3-wire serial I/O SCK /ASCK/P20 SO/TxD/P21 SI/RxD/P22 TxD/SO/P21 UART 1 8 RxD/SI/P22 Pseudo 3-wire mode^{Note} 2 P00 (serial clock input) 12 P01 (serial data output) P02 (serial data input) P40/KR0 (serial clock input) 13 P41/KR1 (serial data output) P42/KR2 (serial data input)

Table 10-1. Transmission Methods

Note Serial transfer by controlling the ports using software

Vss

Caution To select a transmission method, always use the corresponding number of VPP pulses listed in Table 10-1.




Figure 10-1. Transmission Method Selection Format



10.2 Flash Memory Programming Functions

Flash memory writing and other operations can be performed by transmitting/receiving commands and data according to the selected transmission method. Table 10-2 lists the main flash memory programming functions.

Table 10-2. Main Flash Memory Programming Functions

Function	Description
Batch erase	Erases the entire contents of memory.
Batch blank check	Checks that the entire contents of memory have been erased.
Data write	Write to the flash memory according to the specified write start address and number of bytes of data to be written.
Batch verify	Compares the entire contents of memory with the input data.

10.3 Connecting the Flashpro II

The connection between the Flashpro II and μ PD78F9418 varies with the transmission method (3-wire serial I/O, UART, or pseudo 3-wire). Figures 10-2 to 10-4 show the connection for each transmission method.

| VPPN Note | VPP | VPP | VDD | RESET | SCK | SCK | SI | SO | SI | SO | Vss | Vss | VSS | VPD | VSS | VPD | VPP | VDD | RESET | SCK | SO | VSS | VSS | VPP | VPP


Figure 10-2. Flashpro II Connection in 3-Wire Serial I/O Mode

Note n: 1 or 2

Figure 10-3. Flashpro II Connection in UART Mode

Note n: 1 or 2

Figure 10-4. Flashpro II Connection in Pseudo 3-Wire Mode (When P0 Is Used)



Note n: 1 or 2



11. INSTRUCTION SET OVERVIEW

The instruction set for the μ PD78F9418 is listed later.

11.1 Legend

11.1.1 Operand formats and descriptions

The description made in the operand field of each instruction conforms to the operand format for the instructions listed below (the details conform with the assembly specification). If more than one operand format is listed for an instruction, one is selected. Uppercase letters, #, !, \$, and a pair of [and] are used to specify keywords, which must be written exactly as they appear. The meanings of these special characters are as follows:

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- [and]: Indirect address specification

Immediate data should be described using appropriate values or labels. The specification of values and labels must be accompanied by #, !, \$, or a pair of [and].

Operand registers, expressed as r or rp in the formats, can be described using both functional names (X, A, C, etc.) and absolute names (R0, R1, R2, and other names listed in Table 11-1).

Table 11-1. Operand Formats and Descriptions

Format	Description
r rp	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol
saddr saddrp	FE20H to FF1FH: Immediate data or label FE20H to FF1FH: Immediate data or label (even addresses only)
addr16	0000H to FFFFH: Immediate data or label (only even address for 16-bit data transfer instructions)
addr5	0040H to 007FH: Immediate data or label (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label

Remark For the special function register symbols, see Table 5-1.



11.1.2 Descriptions of the operation field

A : A register (8-bit accumulator)

X : X register
B : B register
C : C register
D : D register
E : E register
H : H register
L : L register

AX : AX register pair (16-bit accumulator)

BC : BC register pair
DE : DE register pair
HL : HL register pair
PC : Program counter
SP : Stack pointer

PSW: Program status word

CY: Carry flag

AC : Auxiliary carry flag

Z : Zero flag

IE : Interrupt request enable flag

NMIS : Flag to indicate that a nonmaskable interrupt is being handled

() : Contents of a memory location indicated by a parenthesized address or register name

XH, XL : Upper and lower 8 bits of a 16-bit register

∴ Logical product (AND)
 ✓ : Logical sum (OR)
 ✓ : Exclusive OR
 — : Inverted data

addr16: 16-bit immediate data or label

jdisp8 : Signed 8-bit data (displacement value)

11.1.3 Description of the flag operation field

(blank): No change

0 : To be cleared to 0 1 : To be set to 1

 \times : To be set or cleared according to the result

R : To be restored to the previous value



11.2 Operations

Mnemonic	Operand	Byte	Clock	Operation		Flag	
	Operand	Буге	Clock	Operation	Z	AC	C١
MOV	r, #byte	3	6	$r \leftarrow \text{byte}$			
	saddr, #byte	3	6	(saddr) ← byte			
	sfr, #byte	3	6	sfr ← byte			
	A, r	ote 1 2	4	A ← r			
	r, A	ote 1 2	4	r ← A			
	A, saddr	2	4	$A \leftarrow (saddr)$			
	saddr, A	2	4	(saddr) ← A			
	A, sfr	2	4	A ← sfr			
	sfr, A	2	4	sfr ← A			
	A, !addr16	3	8	A ← (addr16)			
	!addr16, A	3	8	(addr16) ← A			
	PSW, #byte	3	6	PSW ← byte	×	×	×
	A, PSW	2	4	$A \leftarrow PSW$			
	PSW, A	2	4	PSW ← A	×	×	×
	A, [DE]	1	6	$A \leftarrow (DE)$			
	[DE], A	1	6	(DE) ← A			
	A, [HL]	1	6	$A \leftarrow (HL)$			
	[HL], A	1	6	(HL) ← A			
	A, [HL + byte]	2	6	A ← (HL + byte)			
	[HL + byte], A	2	6	(HL + byte) ← A			
XCH	A, X	1	4	$A \leftrightarrow X$			
	A, r	ote 2 2	6	$A \leftrightarrow r$			
	A, saddr	2	6	$A \leftrightarrow (saddr)$			
	A, sfr	2	6	$A \leftrightarrow (sfr)$			
	A, [DE]	1	8	$A \leftrightarrow (DE)$			
	A, [HL]	1	8	$A \leftrightarrow (HL)$			
	A, [HL + byte]	2	8	$A \leftrightarrow (HL + byte)$			
MOVW	rp, #word	3	6	$rp \leftarrow word$			
	AX, saddrp	2	6	$AX \leftarrow (saddrp)$			
	saddrp, AX	2	8	(saddrp) ← AX			
	AX, rp	ote 3	4	$AX \leftarrow rp$			
	rp, AX	ote 3	4	rp ← AX			

Notes 1. Except when r = A.

- **2.** Except when r = A or X.
- **3.** Only when rp = BC, DE, or HL.

Remark The instruction clock cycle is based on the CPU clock (fcPU), specified in the processor clock controller register (PCC).



Mnemonic	Operand	Byte	Clock	Operation		Flag	j
WITCHIOTIC	Орстана	Dyte		Operation	Z	AC	CY
XCHW	AX, rp	1	8	$AX \leftrightarrow rp$			
ADD	A, #byte	2	4	A, CY ← A + byte	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte	×	×	×
	A, r	2	4	A, CY ← A + r	×	×	×
	A, saddr	2	4	A, CY ← A + (saddr)	×	×	×
	A, !addr16	3	8	A, CY ← A + (addr16)	×	×	×
	A, [HL]	1	6	A, CY ← A + (HL)	×	×	×
	A, [HL + byte]	2	6	A, CY ← A + (HL + byte)	×	×	×
ADDC	A, #byte	2	4	A, CY ← A + byte + CY	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) + byte + CY	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r + CY$	×	×	×
	A, saddr	2	4	A, CY ← A + (saddr) + CY	×	×	×
	A, !addr16	3	8	A, CY ← A + (addr16) + CY	×	×	×
	A, [HL]	1	6	A, CY ← A + (HL) + CY	×	×	×
	A, [HL + byte]	2	6	A, CY ← A + (HL + byte) + CY	×	×	×
SUB	A, #byte	2	4	A, CY ← A – byte	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r$	×	×	×
	A, saddr	2	4	A, CY ← A − (saddr)	×	×	×
	A, !addr16	3	8	A, CY ← A − (addr16)	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL)$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A − (HL + byte)	×	×	×
SUBC	A, #byte	2	4	$A, CY \leftarrow A - byte - CY$	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte – CY	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	×	×	×
	A, saddr	2	4	A, CY ← A − (saddr) − CY	×	×	×
	A, !addr16	3	8	A, CY ← A − (addr16) − CY	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL) - CY$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A − (HL + byte) − CY	×	×	×
AND	A, #byte	2	4	$A \leftarrow A \wedge byte$	×		
	saddr, #byte	3	6	(saddr) ← (saddr) ∧ byte	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	A ← A ∧ (saddr)	×		
	A, !addr16	3	8	A ← A ∧ (addr16)	×		
	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \land (HL + byte)$	×		

Note Only when rp = BC, DE, or HL.

Remark The instruction clock cycle is based on the CPU clock (fcPU), specified in the processor clock controller register (PCC).



Mnemonic	Operand	Byte	Clock	Operation	Flag		
		Dyte		Operation	Z A	C C	
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×		
	saddr, #byte	3	6	(saddr) ← (saddr) ∨ byte	×		
	A, r	2	4	$A \leftarrow A \lor r$	×		
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×		
XOR	A, #byte	2	4	A ← A ∀ byte	×		
	saddr, #byte	3	6	(saddr) ← (saddr) ∨ byte	×		
	A, r	2	4	$A \leftarrow A \forall r$	×		
	A, saddr	2	4	A ← A ∀ (saddr)	×		
	A, !addr16	3	8	A ← A ∀ (addr16)	×		
	A, [HL]	1	6	$A \leftarrow A \neq (HL)$	×		
	A, [HL + byte]	2	6	A ← A ∀ (HL + byte)	×		
CMP	A, #byte	2	4	A – byte	×	× ×	
	saddr, #byte	3	6	(saddr) – byte	×	× ×	
	A, r	2	4	A – r	× >	× ×	
	A, saddr	2	4	A – (saddr)	×	× ×	
	A, !addr16	3	8	A – (addr16)	×	× ×	
	A, [HL]	1	6	A – (HL)	×	× ×	
	A, [HL + byte]	2	6	A – (HL + byte)	×	× ×	
ADDW	AX, #word	3	6	$AX, CY \leftarrow AX + word$	×	× ×	
SUBW	AX, #word	3	6	$AX, CY \leftarrow AX - word$	× >	× ×	
CMPW	AX, #word	3	6	AX – word	×	× ×	
INC	r	2	4	r ← r + 1	×	<	
	saddr	2	4	(saddr) ← (saddr) + 1	×	<	
DEC	r	2	4	r ← r − 1	×	<	
	saddr	2	4	(saddr) ← (saddr) – 1	×	<	
INCW	rp	1	4	rp ← rp + 1			
DECW	rp	1	4	rp ← rp – 1			
ROR	A, 1	1	2	$(CY,A_7 \leftarrow A_0,A_{m-1} \leftarrow A_m) \times 1$		×	
ROL	A, 1	1	2	$(CY,A_0\leftarrow A_7,A_{m+1}\leftarrow A_m)\times 1$		×	
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$		×	
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$		×	

Remark The instruction clock cycle is based on the CPU clock (fcPU), specified in the processor clock controller register (PCC).



Mnemonic	Onerend	Durto	Clock	Operation		Flag		
winemonic	Operand	Byte				AC	CY	
SET1	saddr. bit	3	6	s (saddr. bit) ← 1				
	sfr. bit	3	6	sfr. bit ← 1				
	A. bit	2	4	A. bit ← 1				
	PSW. bit	3	6	PSW. bit ← 1	×	×	×	
	[HL]. bit	2	10	(HL). bit ← 1				
CLR1	saddr. bit	3	6	(saddr. bit) ← 0				
	sfr. bit	3	6	sfr. bit ← 0				
	A. bit	2	4	A. bit ← 0				
	PSW. bit	3	6	PSW. bit ← 0	×	×	×	
	[HL]. bit	2	10	(HL). bit ← 0				
SET1	CY	1	2	CY ← 1			1	
CLR1	CY	1	2	CY ← 0			0	
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$			×	
CALL	!addr16	3	6	$(SP-1) \leftarrow (PC+3)$ H, $(SP-2) \leftarrow (PC+3)$ L, $PC \leftarrow addr16$, $SP \leftarrow SP-2$				
CALLT	[addr5]	1	8	$(SP-1) \leftarrow (PC+1)_H, (SP-2) \leftarrow (PC+1)_L,$ $PC_H \leftarrow (00000000, addr5+1),$ $PC_L \leftarrow (00000000, addr5),$ $SP \leftarrow SP-2$				
RET		1	6	$\begin{aligned} & PC_H \leftarrow (SP+1), PC_L \leftarrow (SP), \\ & SP \leftarrow SP+2 \end{aligned}$				
RETI		1	8	$\begin{aligned} & PCH \leftarrow (SP+1), PCL \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, \\ & NMIS \leftarrow 0 \end{aligned}$	R	R	R	
PUSH	PUSH PSW 1 2 $(SP-1) \leftarrow PSW, SP \leftarrow SP-1$		(SP − 1) ← PSW, SP ← SP − 1					
	rp	1	4	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$ $SP \leftarrow SP-2$				
POP	PSW	1	4	$PSW \leftarrow (SP),SP\leftarrow SP+1$	R	R	R	
	гр	1	6	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP),$ $SP \leftarrow SP + 2$				
MOVW	SP, AX	2	8	SP ← AX				
	AX, SP	2	6	AX ← SP				
BR	!addr16	3	6	PC ← addr16				
	\$addr16	2	6	PC ← PC + 2 + jdisp8				
	AX	1	6	$PC_H \leftarrow A, PC_L \leftarrow X$				

Remark The instruction clock cycle is based on the CPU clock (fcpu), specified in the processor clock controller register (PCC).



Mnemonic	Operand	Byte	Clock	Operation		Flag		
winemonic	Operand	Буце				AC	CY	
ВС	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1				
BNC	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$				
BZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$				
BNZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$				
ВТ	saddr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if (saddr. bit) = 1				
	sfr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if sfr. bit = 1				
	A. bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit} = 1$				
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1				
BF	saddr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if (saddr. bit) = 0				
	sfr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr. bit} = 0$				
	A. bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit} = 0$				
	PSW. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$				
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0				
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8$ if $C \neq 0$				
	saddr, \$addr16	3	8	$(saddr) \leftarrow (saddr) - 1$, then PC \leftarrow PC + 3 + jdisp8 if $(saddr) \neq 0$				
NOP		1	2	No Operation				
EI		3	6	IE ← 1 (Enable Interrupt)				
DI		3	6	IE ← 0 (Disable Interrupt)				
HALT		1	2	Set HALT Mode				
STOP		1	2	Set STOP Mode				

Remark The instruction clock cycle is based on the CPU clock (fcpu), specified in the processor clock controller register (PCC).



12. ELECTRICAL CHARACTERISTICS (TARGET VALUES)

Caution The ratings listed below are target values for the product, established in the development stage. When designing an application system, refer to the following data sheet, which details the formal electrical characteristics:

μPD78F9418 Data Sheet: To be created

ABSOLUTE MAXIMUM RATING	(Target values)					
Parameter	Symbol		Condition	s	Rated value	Unit
Supply voltage	V _{DD}				-0.3 to +7.0	V
	V _{PP}				-0.3 to +10.8	V
Input voltage	VII	Pins other than th	ose for po	ort 5	-0.3 to V _{DD} + 0.3	V
	V _{I2}	P50-P53	N-chan	nel, open-drain	-0.3 to +13	V
Output voltage	Vo				-0.3 to V _{DD} + 0.3	V
Output high current	IOH ^{Note}	Each pin		Peak value	-10	mA
				rms	- 5	mA
		Total for all pins		Peak value	-30	mA
				rms	-15	mA
Output low current	IoL ^{Note}	Each pin		Peak value	30	mA
				rms	15	mA
		Total for all pins		Peak value	160	mA
				rms	80	mA
Operating ambient temperature	TA				-40 to +85	°C
Storage temperature	T _{stg}				-65 to +150	°C

Note Calculate rms with [rms] = [peak value] $\times \sqrt{\text{duty cycle}}$.

Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

Remark The characteristic of a dual-function pin does not differ between the port function and the secondary function, unless otherwise stated.



CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATION CIRCUIT

 $(T_A = -40 \text{ to } +85 \text{ °C}, V_{DD} = 1.8 \text{ to } 5.5 \text{ V})$ (Target values) Recommended Resonator Parameter Conditions MIN. TYP. MAX. Unit circuit l IC Oscillator frequency (fx) Note 1 Ceramic X1 V_{DD} = oscillation voltage 1.0 5.0 MHz resonator range Oscillation settling time Note 2 After V_{DD} reaches MIN. of ms the oscillation voltage range Crystal Oscillator frequency (fx)Note 1 1.0 MHz l IC X1 5.0 Oscillation settling time Note 2 $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ 10 ms 30 X1 input frequency (fx)^{Note 1} External 1.0 5.0 MHz clock X1 input high/low level 100 500 ns μPD74HCU04 width (txH, txL)

- **Notes 1.** Only the characteristic of the oscillation circuit is indicated. See the description of the AC characteristic for the instruction execution time.
 - 2. Time required for oscillation to settle once a reset sequence ends or STOP mode is deselected.
- Cautions 1. When using the main system clock oscillation circuit, observe the following conditions for the wiring of that section enclosed in dotted lines in the above diagrams, so as to avoid the influence of the wiring capacitance.
 - · Keep the wiring as short as possible.
 - Do not allow signal wires to cross one another.
 - Keep the wiring away from wires that carry a high, non-stable current.
 - . Keep the grounding point of the capacitors at the same level as Vss.
 - Do not connect the grounding point to a grounding wire that carries a high current.
 - Do not extract a signal from the oscillation circuit.
 - 2. Before switching from the subsystem clock back to the main system clock, always allow sufficient time for the oscillation to settle by specifying it in the program.



CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATION CIRCUIT

 $(T_A = -40 \text{ to } +85 \text{ °C}, V_{DD} = 1.8 \text{ to } 5.5 \text{ V})$ (Target values) Recommended TYP. Resonator Parameter Conditions MIN. MAX Unit circuit Oscillator frequency (fxT) Note Crystal XT1 32 32.768 35 kHz R2≷ Oscillation settling time Note 2 $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ 1.2 2 s 10 External XT1 input frequency (fxT) Note 1 kHz XT1 32 35 clock XT1 input high/low level 14.3 15.6 μs width (txth, txtl)

- **Notes 1.** Only the characteristic of the oscillation circuit is indicated. See the description of the AC characteristic for the instruction execution time.
 - 2. Time required for oscillation to settle after VDD reaches the MIN. value of the oscillation voltage range.
- Cautions 1. When using the subsystem clock oscillation circuit, observe the following conditions for the wiring of that section enclosed in dotted lines in the above diagrams, so as to avoid the influence of the wiring capacitance.
 - · Keep the wiring as short as possible.
 - · Do not allow signal wires to cross one another.
 - . Keep the wiring away from wires that carry a high, non-stable current.
 - . Keep the grounding point of the capacitors at the same level as Vss.
 - Do not connect the grounding point to a grounding wire that carries a high current.
 - Do not extract a signal from the oscillation circuit.
 - 2. The subsystem clock oscillation circuit is designed to have a low amplification degree so as to maintain a low current drain. Therefore, it is more likely to malfunction as a result of noise than the main system clock oscillation circuit. When using the subsystem clock, therefore, pay particularly careful attention to how it is wired.



Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
High-level input	V _{IH1}	P00-P03, P46, P47, P60-	V _{DD} = 2.7 to 5.5 V	0.7V _{DD}		V _{DD}	V
voltage		P66, P80-P87, P90-P93		0.9V _{DD}		V _{DD}	V
	V _{IH2}	P50-P53	V _{DD} = 2.7 to 5.5 V	0.7Vdd		12	V
				0.9V _{DD}		12	V
	V _{IH3}	RESET,	V _{DD} = 2.7 to 5.5 V	0.8V _{DD}		V _{DD}	V
		P20-P27, P40-P45		0.9V _{DD}		V _{DD}	V
	V _{IH4}	X1, X2		V _{DD} - 0.1		V _{DD}	V
Low-level input	VIL1	P00-P03, P46, P47, P60-	V _{DD} = 2.7 to 5.5 V	0		0.3Vpd	V
voltage		P66, P80-P87, P90-P93		0		0.1VDD	V
	V _{IL2}	P50-P53	V _{DD} = 2.7 to 5.5 V	0		0.3V _{DD}	V
				0		0.1V _{DD}	V
	V _{IL3}	RESET,	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0		0.2V _{DD}	V
		P20-P27, P40-P45		0		0.1V _{DD}	V
	VIL4	X1, X2		0		0.1	V
High-level output	Vон	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V, loh} = -1$	mA	V _{DD} - 1.0			V
voltage		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V, loh} = -1$	V _{DD} - 0.5			V	
Low-level output voltage	V _{OL1}	Pins other than those for port 5	V _{DD} = 4.5 to 5.5 V, I _{OL} = 10 mA			1.0	V
			$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$ $I_{OL} = 400 \ \mu\text{A}$			0.5	V
	V _{OL2}	P50-P53	V _{DD} = 4.5 to 5.5 V, I _{OL} = 10 mA			1.0	V
			$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$ $I_{OL} = 1.6 \text{ mA}$			0.4	V
High-level input leakage current	Luh1	V _{IN} = V _{DD}	Pins other than the X1 pin, X2 pin, or those for port 5			3	μΑ
	L _{LIH2}		X1, X2			20	μΑ
	Lынз	V _{IN} = 12 V	P50-P53 (N- channel, open-drain)			20	μΑ
Low-level input leakage current	LUL1	V _{IN} = 0 V	Pins other than the X1 pin, X2 pin, or those for port 5			-3	μΑ
	LLIL2		X1, X2			-20	μΑ
	Lili3		P50-P53 (N- channel, open-drain) During input instruction execution			-30	μΑ
High-level output eakage current	Ісон	Vout = Vdd				3	μΑ
Low-level output eakage current	ILOL	Vout = 0 V				-3	μΑ

Remark The characteristic of a dual-function pin does not differ between the port function and the secondary function, unless otherwise stated.



DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V) (Target values)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Software-specified pull-up resistor	R	$V_{IN} = 0 \text{ V}$, for pins other than 6	those for ports 5 and	50	100	200	kΩ
Power supply current ^{Note 1}	I _{DD1}	5.0-MHz crystal oscillation operating mode	$VDD = 5.0 \text{ V} \pm 10 \%^{\text{Note 3}}$		7.5	21.5	mA
			VDD = 3.0 V ± 10 % Note 4		1.9	4.9	mA
			$V_{DD} = 2.0 \text{ V} \pm 10 \text{ %}^{\text{Note 4}}$		0.9	2.3	mA
	IDD2 5.0-MHz crystal oscillation	V _{DD} = 5.0 V ± 10 %		1.2	3.6	mA	
		HALT mode	VDD = 3.0 V ± 10 %		0.5	1.5	mA
Горз			VDD = 2.0 V ± 10 %		0.3	0.9	mA
	I _{DD3}	32.768-kHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10 \%$		150	280	μΑ
		operating mode ^{Note 2}	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		116	190	μΑ
			$V_{DD} = 2.0 \text{ V} \pm 10 \%$		76	138	μΑ
	I _{DD4}	32.768-kHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10 \%$		25	55	μΑ
		HALT mode ^{Note 2}	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		5	25	μΑ
			$V_{DD} = 2.0 \text{ V} \pm 10 \%$		2.5	12.5	μΑ
	I _{DD5}	32.768-kHz crystal stop	$V_{DD} = 5.0 \text{ V} \pm 10 \%$		0.1	30	μΑ
		STOP mode	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		0.05	10	μΑ
			$V_{DD} = 2.0 \text{ V} \pm 10 \%$		0.05	10	μΑ
	IDD6 5.0-MHz crystal oscillation	5.0-MHz crystal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10 \%$		8.1	27.5	mA
		A/D operating mode	VDD = 3.0 V ± 10 %		2.5	10.9	mA
			$V_{DD} = 2.0 \text{ V} \pm 10 \%$		1.5	8.3	mA

- **Notes 1.** The power supply current does not include AV_{REF}, AV_{DD}, or the port current (including the current flowing through the built-in pull-up resistor).
 - 2. When the main system clock is not running.
 - 3. During high-speed mode operation (when the processor clock control register (PCC) is cleared to 00H.)
 - 4. During low-speed mode operation (when 02H is loaded into the PCC.)

Remark The characteristic of a dual-function pin does not differ between the port function and the secondary function, unless otherwise stated.

109



DC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

LCD Characteristics (Target values)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD	VAON = 1		1.8		V _{DD}	V
		VAON = 0 ^{Note 1}		2.7		V _{DD}	V
LCD output voltage deviation ^{Note 2} (common)	Vodc	Io = ±5 μA	VLCD0 = VLCD VLCD1 = VLCD × 2/3	0		±0.2	V
LCD output voltage deviation Note 2 (segment)	Vods	$Io = \pm 1 \mu A$	$2.2 \text{ V} \leq \text{V}_{\text{LCD}} \leq \text{V}_{\text{DD}}$ $\text{V}_{\text{LCD2}} = \text{V}_{\text{LCD}} \times 1/3^{\text{Note1}}$	0		±0.2	V

Notes 1. For an ordinary mode (VAON = 0), $T_A = -10$ to +85 °C.

2. The voltage deviation is the deviation of the segment or common output voltage from the ideal value (V_{LCDn} , where n = 0, 1, or 2).




AC CHARACTERISTICS

(1) Basic operations ($T_A = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

/-	_				
()	l a	ra	et.	va	lues)

(1) = 0.010 0 0 010.010						_ \	, ,
Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Cycle time	Tcy	Operation based on the	V _{DD} = 2.7 to 5.5 V	0.4		32	μs
(minimum instruction execution time)		main system clock		1.6		32	μs
exceduer time)		Operation based on the subs	system clock		122		μs
TI0 and TI1 input	tтıн,	V _{DD} = 2.7 to 5.5 V	/ _{DD} = 2.7 to 5.5 V				μs
high/low level width	t⊤ı∟			1.8			μs
TI0 and TI1 input	f⊤ı	V _{DD} = 2.7 to 5.5 V		0		4	MHz
frequency				0		275	kHz
Interrupt input	tinth,	INTP0-INTP3	V _{DD} = 2.7 to 5.5 V	10			μs
high/low level width	tintl			20			μs
RESET low level width	trsl	V _{DD} = 2.7 to 5.5 V		10			μs
				20			μs

Tcy vs V_{DD} (main system clock)





(2) Serial interface (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

(a) Serial interface channel 0

(i) Three-wire serial I/O mode (SCK ...Internal clock output)

(Target values)

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy1	V _{DD} = 2.7 to 5.5 V		800			ns
				3 200			ns
SCK high/low level	t кн1,	V _{DD} = 2.7 to 5.5 V		tkcy1/2-50			ns
width	t KL1			tkcy1/2-150			ns
SI setup time	t sıkı	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		150			ns
(for SCK ↑)				500			ns
SI hold time	t KSI1	V _{DD} = 2.7 to 5.5 V		400			ns
(for SCK ↑)				600			ns
Delay from $\overline{SCK} \downarrow$	tkso1	$R = 1 k\Omega$,	V _{DD} = 2.7 to 5.5 V	0		250	ns
to SO output		C = 100 pF ^{Note}		0		1 000	ns

Note R and C are the resistance and capacitance of the SO output line, respectively.

(ii) Three-wire serial I/O mode (SCK...External clock output)

(Target values)

Parameter	Symbol	Condition	Conditions		TYP.	MAX.	Unit
SCK cycle time	tkcy2	V _{DD} = 2.7 to 5.5 V		800			ns
				3 200			ns
SCK high/low level	t KH2, t KL2	V _{DD} = 2.7 to 5.5 V		400			ns
width				1 600			ns
SI setup time	tsik2	V _{DD} = 2.7 to 5.5 V		100			ns
(for SCK ↑)				150			ns
SI hold time	tksi2	V _{DD} = 2.7 to 5.5 V		400			ns
(for SCK ↑)				600			ns
Delay from $\overline{SCK} \downarrow$	tkso2	$R = 1 k\Omega$,	V _{DD} = 2.7 to 5.5 V	0		300	ns
to SO output		C = 100 pF ^{Note}		0		1 000	ns

 $\textbf{Note} \ \ \mathsf{R} \ \mathsf{and} \ \mathsf{C} \ \mathsf{are} \ \mathsf{the} \ \mathsf{resistance} \ \mathsf{and} \ \mathsf{capacitance} \ \mathsf{of} \ \mathsf{the} \ \mathsf{SO} \ \mathsf{output} \ \mathsf{line}, \ \mathsf{respectively}.$

(iii) UART mode (dedicated baud rate generator output)

(Target values)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 2.7 to 5.5 V			78 125	bps
					19 531	bps




(iv) UAR	Γ mode (e	external clock input)	(Target valu			get values)
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	tксүз	V _{DD} = 2.7 to 5.5 V	800			ns
			3 200			ns
ASCK high/low level width	t кнз,	V _{DD} = 2.7 to 5.5 V	400			ns
	t KL3		1 600			ns
Transfer rate		V _{DD} = 2.7 to 5.5 V			39 063	bps
					9 766	bps
ASCK rising time, falling time	tr, tr				1	μs




AC TIMING MEASUREMENT POINTS (except the X1 and XT1 inputs)




CLOCK TIMING






TI TIMING






SERIAL TRANSFER TIMING

Three-Wire Serial I/O Mode:



m = 1, 2

UART Mode (External Clock Input):





10-BIT A/D CONVERTER CHARACTERISTICS

 $(T_A = -40 \text{ to } +85 \text{ °C}, AV_{DD} = V_{DD} = 1.8 \text{ to } 5.5 \text{ V}, AV_{SS} = V_{SS} = 0 \text{ V})$

(Target values)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Total error ^{Note}		2.7 V ≤ AV _{DD} ≤ 5.5 V			4	LSB
		1.8 V ≤ AV _{DD} < 2.7 V			6	LSB
Conversion time	TCONV		14			μs
Analog input voltage	VIAN		0		V _{DD}	V
Reference voltage	AVREF		1.8		V _{DD}	V

Note No quantization error ($\pm 1/2$ LSB) is included.

COMPARATOR CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

(Target values)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Analog input range	Vcin	V _{DD} = 1.8 to 5.5 V	0		V _{DD}	V
Reference voltage	VCREF	V _{DD} = 2.7 to 5.5 V	1.1	1.4	1.7	V
input range		V _{DD} = 1.8 to 2.7 V	1.1	1.2	1.3	V
Precision		V _{DD} = 1.8 to 5.5 V			±100	mV

DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA HOLD CHARACTERISTICS

 $(T_A = -40 \text{ to } +85 \text{ °C})$ (Target values)


Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data hold supply voltage	VDDDR		1.8		5.5	V
Release signal set time	tsrel		0			μs
Oscillation settling	twait	Reset by RESET		2 ¹⁵ /fx		ms
time		Reset by interrupt		Note		ms

Note 2^{12} /fx, 2^{15} /fx, or 2^{17} /fx can be selected according to the setting of bits 0 to 2 (OSTS0 to OSTS2) of the oscillation settling time selection register.


Remark fx: Main system clock oscillation frequency



DATA HOLD TIMING (STOP mode release by RESET)




DATA HOLD TIMING (standby release signal: STOP mode release by interrupt signal)






INTERRUPT INPUT TIMING




RESET INPUT TIMING




13. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14×14)



detail of lead end




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
Α	17.20±0.20	0.677±0.008
В	14.00±0.20	$0.551\substack{+0.009 \\ -0.008}$
С	14.00±0.20	$0.551^{+0.009}_{-0.008}$
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
Н	0.32±0.06	$0.013^{+0.002}_{-0.003}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.60±0.20	0.063±0.008
L	0.80±0.20	$0.031^{+0.009}_{-0.008}$
М	0.17 ^{+0.03} _{-0.07}	0.007+0.001
N	0.10	0.004
Р	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7°
S	1.70 MAX.	0.067 MAX.
	·	DOGGC CE ODT

P80GC-65-8BT

80 PIN PLASTIC TQFP (FINE PITCH) (\square 12)



detail of lead end



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
II E IVI	MILLIMETERS	
Α	14.0±0.2	$0.551^{+0.009}_{-0.008}$
В	12.0±0.2	$0.472^{+0.009}_{-0.008}$
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.0±0.2	$0.551^{+0.009}_{-0.008}$
F	1.25	0.049
G	1.25	0.049
Н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
ı	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	0.020+0.008
М	0.145 ^{+0.055} _{-0.045}	0.006±0.002
N	0.10	0.004
Р	1.05	0.041
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.27 MAX.	0.050 MAX.

P80GK-50-BE9-4



APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for developing systems using the μ PD78F9418.

LANGUAGE PROCESSING SOFTWARE

RA78K0S ^{Notes 1, 2, 3}	Assembler package common to the 78K/0S series
CC78K0S ^{Notes 1, 2, 3}	C compiler package common to the 78K/0S series
DF789417 ^{Notes 1, 2, 3, 7}	Device file for the μPD789417 sub-series
CC78K0S-L ^{Notes 1, 2, 3, 7}	C compiler library source file common to the 78K/0S series

FLASH MEMORY WRITE TOOLS

Flashpro II ^{Note 4}	Dedicated flash writer (formerly, Flashpro)
FA-80GC ^{Note 4}	Flash memory write adapter
FA-80GK ^{Note 4}	



DEBUGGING TOOLS

ND-K941 ^{Notes 4, 7}	In-circuit emulator for the μ PD789417 sub-series	
	The ND-K941 incorporates the NS-78K9 screen debugger.	
IF-98D ^{Note 4}	This is an interface board, required when a PC-9800 series (other than a notebook type) are	
11 302	used as the host machine for the ND-K941.	
LE DOD Note 4		
IF-PCD ^{Note 4}	This is an interface board, required when an IBM PC/AT or compatible (other than a	
	notebook type) is used as the host machine for the ND-K941.	
IF-CARD ^{Note 4}	This is an interface board, required when a PC-9800 notebook, IBM PC/AT notebook, or	
	compatible is used as the host machine for the ND-K941.	
NP-80GC ^{Note 4}	Emulator probe for the 80-pin plastic QFP (GC-8BT type)	
NP-80GK ^{Note 4}	Emulator probe for the 80-pin plastic TQFP (GK-BE9 type)	
EV-9200GC-80	Socket, for mounting on target system board, designed for the 80-pin plastic QFP (GC-8BT	
	type)	
TGK-080SDW	Conversion adapter, for mounting on target system board, designed for the 80-pin plastic	
	TQFP (GK-BE9 type). The TGK-080SDW is a product from TOKYO ELETECH	
	CORPORATION (03-5295-1661).	
	Consult an NEC sales representative when purchasing this product.	
NJ-535 ^{Note 4}	100/120 VAC adapter	
NJ-550W ^{Note 4}	100-240 VAC adapter	
SM78K0S ^{Notes 5, 6}	System simulator common to all 78K/0S series units	
DF789417 ^{Notes 5, 6, 7}	Device file for the μPD789417 sub-series	

- Notes 1. Based on the PC-9800 series (MS-DOS™)
 - 2. Based on the IBM PC/AT™ and compatibles (PC DOS™/IBM DOS™/MS-DOS)
 - **3.** Based on the HP9000 series 700™ (HP-UX™), SPARCstation™ (SunOS™), and NEWS™ (NEWS-OS™)
 - **4.** Product manufactured by and available from Naito Densei Machida Seisakusho Co., Ltd. (044-822-3813).
 - **5.** Based on the PC-9800 series (MS-DOS + Windows™)
 - **6.** Based on the IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS + Windows)
 - 7. Under development

Remark The RA78K0S, CC78K0S, and SM78K0S can be used in combination with the DF789417.

REAL-TIME OS

MX78K0S ^{Notes 1, 2, 3}	OS for the 78K/0S series
----------------------------------	--------------------------

- Notes 1. Based on the PC-9800 series (MS-DOS)
 - 2. Based on the IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS)
 - 3. Under development



APPENDIX B RELATED DOCUMENTS

DOCUMENTS RELATED TO DEVICES

Document name	Document No.	
Document name	Japanese	English
μPD789415, 789416, 789417 Preliminary Product Information	U12302J	To be created
μPD78F9418 Preliminary Product Information	U12321J	This manual
μPD789407, 789417 Sub-Series User's Manual	To be released soon	To be created
78K/0S Series User's Manual – Instruction	U11047J	U11047E
78K/0S Series Instruction Summary Sheet	To be created	_
78K/0S Series Instruction Set	To be created	_
μPD789417 Sub-Series Special Function Registers	To be created	_

DOCUMENTS RELATED TO DEVELOPMENT TOOLS (USER'S MANUAL)

Document name		Document No.	
		Japanese	English
RA78K0S Assembler Package	Operation	U11622J	U11622E
	Language	U11599J	U11599E
	Structured Assembly Language	U11623J	U11623E
CC78K/0S C Compiler	Operation	U11816J	U11816E
	Language	U11817J	U11817E
SM78K0S System Simulator Windows Base	Reference	U11489J	U11489E
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092J	U10092E

DOCUMENTS RELATED TO SOFTWARE TO BE INCORPORATED INTO THE PRODUCT

(USER'S MANUAL)

Document name	Document No.	
2 South of the first of the fir	Japanese	English
OS for 78K/0S Series MX78K0S	To be created	To be created

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.



OTHER DOCUMENTS

Document name	Document No.	
2004.1101.110	Japanese	English
IC PACKAGE MANUAL	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Device	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	_
Guide to Quality Assurance for Semiconductor Device	C11893J	MEI-1202
Guide for Products Related to Micro-Computer: Other Companies	U11416J	_

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.

NOTES FOR CMOS DEVICES-

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

MS-DOS and Windows are registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of SONY Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130 Tel: 253-8311

Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5