CHAPTER 18 INSTRUCTION SET

18.1 Operation List

18.1.1 Operand identifiers and description

In the operand field of each instruction, describe the operands according to the description for the operand identifiers of the instruction. (For details, see the assembler specifications.) Select one of the entries under the description, if present. The uppercase alphabetic characters and the +, -, #, \$, !, and [] symbols are keywords which should be described exactly as shown.

For immediate data, describe a proper numeric value or label. To describe the immediate data with a label, be sure to describe the symbols #, \$, !, [] as well.

Table 18-1 Operand Identifiers and Description

Iden- tifier	Description
r	RO, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15
rl	RO, R1, R2, R3, R4, R5, R6, R7
r2	С, В
rp	RPO, RP1, RP2, RP3, RP4, RP5, RP6, RP7
rpl	RPO, RP1, RP2, RP3, RP4, RP5, RP6, RP7
rp2	DE, HL, VP, UP
sfr	Special function register name (See Table 3-4)
sfrp	Special function register name of special function register that can be handled in 16-bit units (See Table 3-4)
post	RPO, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 (more than one can be described, but RP5 can be described only with PUSH and POP instructions and PSW can be described only with PUSHU and POPU instructions)
mem	[DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP]: Register indirect mode [DE+A], [HL+A], [DE+B], [HL+B], [VP+DE], [VP+HL]: Based index mode [DE+byte], [HL+byte], [VP+byte], [UP+byte], [SP+byte]: Based mode word[A], word[B], word[DE], word[HL]: Indexed mode
saddr	FE20H-FF1FH immediate data or label
saddrp	FE20H-FF1EH immediate data (where bit0=0) or label (16-bit operation)
\$addr16	0000H-FDFFH immediate data or label: Relative addressing
!addrl6	0000H-FDFFH immediate data or label: Immediate addressing (however, up to FFFFH can be described with MOV instruction)
addr11	800H-FFFH immediate data or label
addr5	40H-7EH immediate data or label (where bit 0=0) (Note) or label
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
n	3-bit immediate data or label (0-7)

Note: Do not make a word access to any odd address (bit 0=1).

- Remarks 1: rp and rpl are the same in register names that can be described, but differ in generated codes. (See 18.2.)
 - 2: The addresses of all space can be addressed by using immediate addressing. Relative addressing can be used only to address the range of "top address of the following instruction -128" to "top address +127".

The function names as well as the absolute names (R0-15 and RP0-RP7) can be described in 8-bit register identifiers r and rl and 16-bit register pair identifiers rp, rpl, and post. Tables 9-2 and 9-3 list the correspondence between the absolute and function names of the registers.

Table 18-2 Correspondence between Absolute and Function Names of 8-bit Registers

Absolute name	Function	on name	Absolute name	Function	on name
Absolute name	RSS=0	RSS=1	Absoluce name	RSS=0	RSS=1
R0	Х		R8	VPL	VPL
R1	A		R9	VPH	VP _H
R2	С		R10	UPL	ΠЪΓ
R3	В		R11	UPH	UPH
R4		х	R12	E	Е
R5		Ą	R13	D	D
R6		С	R14	L	L
R7		В	R15	Н	Н

Table 18-3 Correspondence between Absolute and Function Names of 16-bit Register Pairs

Abrolute nemo	Function name				
Absolute name	RSS=0	RSS=1			
RPO	AX				
RP1	вс				
RP2		AX			
RP3		BC			
RP4	VP	VP			
RP5	UP	UP			
RP6	DE	DE			
RP7	HL	HL			

The RSS is a register set selection flag (PSW bit 5). The correspondence between the absolute and function names is changed by setting or resettting the flag.

18.1.2 Legend on operation explanation

```
: A register or an 8-bit accumulator
Α
       : X register
X
В
       : B register
C
       : C register
D
       : D register
       : E register
Е
      : H register
Η
      : L register
RO-R15 : Registers 0-15 (absolute names)
       : Register pair (AX) or a 16-bit accumulator
AX
       : Register pair (BC)
BC
DE
       : Register pair (DE)
       : Register pair (HL)
HL
RPO-RP7: Register pairs 0-7 (absolute names)
       : Program counter
PC
SP
       : Stack pointer
UP
       : User stack pointer
       : Program status word
PSW
CY
       : Carry flag
       : Auxiliary carry flag
AC
       : Zero flag
Z
P/V
       : Parity/overflow flag
       : Sign flag
S
       : Table position flag
TPF
RBS
       : Register bank select register
       : Register set select register
RSS
       : Interrupt enable flag
IE
        : Standby control register
STBC
        : Watchdog timer mode register
WDM
jdisp8 : Signed 8-bit data (displacement: -128 to +127)
        : Contents of memory addressed by the contents of
( )
         register or address enclosed in parentheses.
         When ( +) or ( -) is given, the contents in (
          ) are incremented or decremented by one after
          the instruction is executed.
 (( )) : Contents of memory addressed by the contents of
```

memory addressed by address enclosed in double parentheses.

xxH : Hexadecimal number

xH, xL: High-order eight bits and low-order eight bits

of 16-bit register

18.1.3 Explanation of symbols under column of flags

Table 18-4 Symbols and Explanation under Column of Flags

Symbol	Explanation
(Blank) 0 1 x P V R	No change Reset to 0 Set to 1 Set or reset according to result P/V flag operates as parity flag P/V flag operates as overflow flag Previously saved value is restored

18.1.4 Operation list of basic instruction

(1) 8-bit data transfer instruction: MOV, XCH

Mnemonic	Operands	Bytes	Operation			Fla	gs	
	• • • • • • • • • • • • • • • • • • • •	5,555	GP-1-1-1-1	s	Z	AC	P/V	CY
	rl, #byte	2	rl byte					
	saddr, #byte	3	(saddr) byte					
	sfr(Note), #byte	3	sfr byte					
	r, rl	2	r rl					
	A, rl	1	A rl					
	A, saddr	2	A — (saddr)					
!	saddr, A	2	(saddr) - A					
	saddr, saddr	3	(saddr) - (saddr)			•		
	A, sfr	2	A sfr			•		
	sfr, A	2	sfr A					
WON	A, mem	1-4	A — (mem)					
MOV	mem, A	1-4	(mem) - A					
	A, [saddrp]	2	A ((saddrp))					
	[saddrp], A	2	((saddrp)) - A				_	
	A, laddrl6	4	A (addrl6)					
	laddrl6, A	4	(addrl6) - A					
	PSWL, #byte	3	PSW _L ← byte	×	×	x	x	×
	PSWH, #byte	3	PSW _H byte					
	PSWL, A	2	PSW _L A	×	×	x	×	×
	PSWH, A	2	PSW _H A					
	A, PSWL	2	A - PSWL					
	A, PSWH	2	A PSW _H					
	A, rl	1	A-rl					
	r, rl	2	rrl					
	A, mem	2-4	A (mem)					
хсн	A, saddr	2	A (saddr)					
	A, sfr	3	A sfr					
	A, [saddrp]	2	A ((saddrp))					
	saddr, saddr	3	(saddr) (saddr)					

Note: If STBC or WDM is described in sfr, the instruction becomes another dedicated instruction and the number of bytes differ from those listed here.

(2) 16-bit data transfer instruction: MOVW, XCHW

	_	_				Flag	s	
Mnemonic	Operands	Bytes	Operation	s	Z	AC	P/V	CY
	rpl, #word	3	rpl → word					
	saddrp, #word	4	(saddrp) - word					
	sfrp, #word	4	sfrp — word					
	rp, rpl	2	rp rpl					
	AX, saddrp	2	AX - (saddrp)					-
MOVW	saddrp, AX	2	(saddrp) - AX					
. HOVW	saddrp, saddrp	3	(saddrp) → (saddrp)					
	AX, sfrp	2	AX - sfrp		-			
	sfrp, AX	2	sfrp - AX					
	rpl, !addrl6	4	rpl → (addrl6)					
	taddrl6, rpl	4	(addrl6) - rpl					
	AX, mem	2-4	AX — mem					
	mem, AX	2-4	mem - AX					
	AX, saddrp	2	AX (saddrp)					
	AX, sfrp	3	AX sfrp		•			
XCHW	saddrp, saddrp	3	(saddrp) (saddrp)					
	rp, rpl	2	rp rpl					
	AX, mem	2-4	AX mem					

(3) 8-bit arithmetic and logical instruction: ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP

Mnemonic	Operands	Bytes	0			Flag	s	
THEMOHIC	Operands	byces	Operation	s	Z	AC	P/V	CY
	A, #byte	2	A, CY A+byte	×	x	x	٧	x
	saddr, fbyte	3	(saddr), CY - (saddr)+byte	x	x	x	V	×
	sfr, ∦byte	4	sfr, CY sfr +byte	×	×	x	y	x
	r, rl	2	r, CY r+rl	×	x	x	V	×
ADD	A, saddr	2	A, CY A+(saddr)	×	x	×	V.	×
	A, sfr	3	A, CY - A+sfr	x	x	x	V	×
	saddr, saddr	3	(saddr), CY (saddr)+(saddr)	×	x	×	v	×
	A, mem	2-4	A, CY A+(mem)	×	x	×	٧	x
	mem, A	2-4	(mem), CY (mem)+A	×	×	×	V	x
	A, #byte	2	A, CY A+byte+CY	×	x	×	V	×
	saddr, fbyte	3	(saddr), CY (saddr)+byte+CY	x	x	x	V	x
	sfr, #byte	4	sfr, CY sfr+byte+CY	x	x	x	V	×
	r, rl	2	r, CY - r+rl+CY	×	x	×	V	x
ADDC	A, saddr	2	A, CY A+(saddr)+CY	x	×	×	V	×
	A, sfr	3	A, CY - A+sfr+CY	×	×	×	٧	×
	saddr, saddr	3	(saddr), CY - (saddr)+(saddr)+CY	x	x	×	v	×
	A, mem	2-4	A, CY - A+ (mem)+CY	×	×	×	V	×
	mem, A	2-4	(mem), CY ← (mem)+A+CY	×	x	×	٧	×

						Flag	5	
Mnemonic	Operands	Bytes	Operation	s	z	AC	P/V	CY
	A, #byte	2	A, CY - A-byte	×	x	x	٧	x
	saddr, #byte	3	(saddr), CY - (saddr)-byte	×	x	×	٧	×
	sfr, #byte	4	sfr, CY sfr-byte	x	×	×	V	×
	r, rl	2	r, CY r-rl	x	x	×	V	×
SUB	A, saddr	2	A, CY - A- (saddr)	x	x	x	٧	×
565	A, sfr	3	A, CY A- sfr	x	x	x	V	×
	saddr, saddr	3	(saddr), CY (saddr)-(saddr)	x	×	x	٧	×
	A, mem	2-4	A, CY A- (mem)	x	×	x	٧	x
	mem, A	2-4	(mem), CY → (mem)-A	x	x	x	V	x
	A, fbyte	2	A, CY A-byte-CY	х	x	x	V	x
	saddr, #byte	3	(saddr), CY (saddr)-byte-CY	x	x	x	V	×
SUBC -	sfr, #byte	4	sfr, CY sfr-byte-CY	x	x	x	V	×
	r, rl	2	r, CY r-rl-CY	x	×	x	V	×
0000	A, saddr	2	A, CY - A-(saddr)-CY	x	x	x	V	×
	A, sfr	3	A, CY - A-sfr-CY	x	x	x	V	×
	saddr, saddr	3	(saddr), CY (saddr)-(saddr)-CY	x	x	×	V	x
	A, mem	2-4	A, CY - A- (mem)-CY	x	x	x	V	x
	mem, A	-2-4	(mem), CY - (mem)-A-CY	x	×	×	V	×
	A, #byte	2	A ← A ∧ byte		x	×	P	P
	saddr, #byte	3	(saddr) ← (saddr)Λ byte		x	x	P	P
	sfr, /byte	4	sfr — sfr∧ byte		х	x	P	P
AND	r, rl	2	r ← r ∧ r1		x	x	P	P
• • • • • • • • • • • • • • • • • • • •	A, saddr	2	A ← A ∧ (saddr)		x	x	P	P
	A, sfr	3	A A/sfr		×	x	P	P
	saddr, saddr	3	(saddr)		x	x	P	P
	A, mem	2-4	A ← A ∧ (mem)		×	x	P	P
	mem, A	2-4	(mem) — (mem) A		x	x	P	P

Mnemonic	Operands	Bytes	Operation			Flag	ags		
		2,000	operation.	s	Z	AC	P/V	CA	
	A, #byte	2	A A V byte	x	×		P		
	saddr, #byte	3	(saddr) - (saddr) V byte		×	x	P		
	sfr, #byte	4	sfr ← sfr V byte		x	x	P		
	r, rl	2	r - r V rl		×	x	P		
OR	A, saddr	2	A - V (saddr)		x	x	P		
	A, sfr	3	A - A V sfr		×	x	P		
	saddr, saddr	3	(saddr) - (saddr) V (saddr)		×	×	P		
	A, mem	2-4	A - A V (mem)		x	x	P		
	mem, A	2-4	(mem) (mem) V A		×	x	P		
	A, #byte	2	A A V byte	×	x		P		
	saddr, #byte	3	(saddr) ← (saddr) ¥ byte	x	x		P		
	sfr, ∮byte	4	sfr → sfr ¥ byte	×	x		P		
	r, rl	2	r ← r V rl	×	x		P		
XOR	A, saddr	2	A — A V (saddr)	x	x		P		
AUR	A, sfr	3	A - A V sfr	×	x		P	-	
	saddr, saddr	3	(saddr) - (saddr) V (saddr)	x	x		P		
	A, mem	2-4	A - A V (mem)	×	×		P		
	mem, A	2-4	(mem) ← (mem) V A	x	x		P		
	A, #byte	2	A-byte	x	×	x	V	×	
	saddr, #byte	3	(saddr)-byte	x	×	x	٧	×	
l I	sfr, #byte	4	sfr-byte	×	×	×	V	×	
CMP	r, rl	2	r-rl	x	×	x	V	×	
Crir	A, saddr	2	A-(saddr)	x	×	x	٧	×	
	A, sfr	3	A-sfr	x	x	x	٧	x	
	saddr, saddr	3	(saddr)-(saddr)	×	×	×	٧	×	
	A, mem	2-4	A-(mem)	×	x	x	V	×	
	mem, A	2-4	(mem)-A	х	x	x	V	×	

(4) 16-bit arithmetic and logical instruction: ADDW, SUBW, CMPW

W	0	Name	One	Flags							
Mnemonic	Operands	Bytes	Operation .	s	z	AC	P/V	CY			
	AX, #word	3	AX, CY - AX+word	x	×	x	V	x			
	saddrp, #word	4	(saddrp), CY (saddrp)+word	x	x	x	V	×			
	sfrp, #word	5	sfrp, CY - sfrp+word	x	×	x	V	×			
ADDW	rp, rpl	2	rp, CY rp+rpl	x	x	x	٧	x			
	AX, saddrp	2	AX, CY - AX+(saddrp)	×	×	×	V	×			
	AX, sfrp	3	AX, CY AX+sfrp	×	×	×	٧	×			
	saddrp, saddrp	3	(saddrp),CY - (saddrp)+(saddrp)	×	x	x	V	×			
	AX, #word	3	AX, CY — AX-word	×	x	×	V	×			
SUBW	saddrp, #word	4	(saddrp), CY - (saddrp)-word	×	x	x	V	x			
	sfrp, #word	5	sfrp, CY sfrp-word	×	×	×	V	×			
	rp, rpl	2	rp, CY — rp-rpl	×	x	x	٧	x			
:	AX, saddrp	2	AX, CY - AX-(saddrp)	×	x	×	V	×			
	AX, sfrp	3	AX, CY - AX-sfrp	x	x	x	V	x			
	saddrp, saddrp	3	(saddrp), CY - (saddrp)-(saddrp)	×	×	×	V	×			
	AX, #word	3	AX-word	x	×	×	. V	×			
	saddrp, #word	4	(saddrp)-word	×	x	×	V	×			
	sfrp, #word	5	sfrp-word	ж	x	x ,	V	×			
CMPW	rp, rpl	2	rp-rpl	x	×	×	v	×			
	AX, saddrp	2	AX-(saddrp)	×	x	x	v	x			
	AX, sfrp	3	AX-sfrp	×	x	x	V	x			
	saddrp, saddrp	3	(saddrp)-(saddrp)	×	×	×	V	×			

(5) Multiplication and division instruction: MULU, DIVUW, MULUW, DIVUX

	0		Operation	Flags							
Mnemonic	Operands	Bytes	Operation	s	Z	AC	P/V	CY			
MULU	rl	2	AX Axrl								
DIVUW	rl	2	AX (quotient), rl(remainder)				-				
MULUW	rpl	2	AX (high-order 16 bits), rpl (low-order 16 bits) - AXxrpl								
DIVUX	rpl	2	AXDE (quotient), rpl (remainder) AXDE+rpl								

(6) Signed multiplication: MULW

Mnemonic	Operands	Bytes	Operation			Flag	s	
rmemonic opa	operands	5,000		s	z	AC	P/V	CY
MULW	rpl	2	AX (high-order 16 bits), rpl (low-order 16 bits) - AXxrpl					

(7) Increment and decrement instruction: INC, DEC, INCW, DECW

Mnemonic	Operands	Bytes	0			Flag	s	
· intemotific	oberanda	bytes	Operation	s	Z	AC	P/V	CY
INC	rl	1	rl rl+1	×	x	x	V	
	saddr	2	(saddr) → (saddr)+1	×	x	x	٧	
DEC	rl	1	rl rl-l	x	x	x	V	
<i>D</i> 20	saddr	2	(saddr) (saddr) -1	x	x	x	V	
INCW	rp2	1	rp2 rp2+1		·			
Inca	saddrp	3	(saddrp) → (saddrp) +1					
DECW	rp2	1	rp2 rp2-1					
DEGR	saddrp	3	(saddrp) (saddrp) -l					

(8) Shift and rotata instruction: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

	01						Flag	9	
Mnemonic	Operands	Bytes	Operation		s	2	AC	P/V	CY
ROR	rl, n	2	$(CY, rl_7 \leftarrow rl_0, rl_{m-1} \leftarrow rl_m) \times n$	n=0-7				P	×
ROL	rl, n	2	(CY,rl ₀ - rl ₇ ,rl _{m+1} - rl _m) x n	n=0-7				P	x
RORC	rl, n	2	(CY — rl ₀ , rl ₇ — CY, rl _{m-1} — rl _m) x n	n=0-7				P	x
ROLC	rl, n	2	(CY - rl ₇ , rl ₀ - CY, rl _{m+1} - rl _m) x n	n=0-7				P	×
SHR	rl, n	2	(CY - rl ₀ , rl ₇ - 0, rl _{m-1} - rl _m) x n	n=0-7	x	×	0	P	x
SHL	rl, n	2	(CY - rl ₇ , rl ₀ - 0, rl _{m+1} - rl _m) x n	n=0-7	x	×	0	P	×
SHRW	rl, n	2	(CY — rpl ₀ , rpl ₁₅ — 0, rpl _{m-1} — rpl _m) x n	n=0-7	x	x	0	P	×
SHLW	rpl, n	2	(CY — rpl ₁₅ , rpl ₀ — 0, rpl _{m+1} — rpl _m) x n	n=0-7	x	×	0	P	×
ROR4	[rpl]	2	A ₃₋₀ — (rpl) ₃₋₀ ,(rpl) ₇₋₄ — A ₃₋₀ , (rpl) ₃₋₀ — (rpl) ₇₋₄						
ROL4	[rpl]	2	A ₃₋₀ — (rpl) ₇₋₄ ,(rpl) ₃₋₀ — A ₃₋₀ , (rpl) ₇₋₄ — (rpl) ₃₋₀						

Remarks: n under the shift or rotate instruction indicates the shift or rotate count.

(9) BCD adjustment instruction: ADJBA, ADJBS

Mnemonic	0	Operands Bytes Operation	Operation		នុន			
THEMONIC	Operands	Dyces		s	z	AC	P/V	CY
ADJBA							_	
ADJBS		2	Decimal Adjust Accumulator	×	x	x	P	x

(10) Data conversion instruction: CVTBW

Mnemonic Ope	Operands Bytes	Operation	Flags							
	operanda	Dycus	operation.	s	z	AC	P/V	CY		
CVTBW		1	When A ₇ =0 X — A, A — OOH When A ₇ =1 X — A, A — FFH							

(11) Bit manipulation instruction: MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1 (1/2)

Managaria	Operande	Butas	Operation			Flag		
Mnemonic	Operands	Bytes	Operation	S	Z	AC	P/V	CY
	CY, saddr. bit	3	CY - (saddr.bit)					×
	CY, sfr.bit	3	CY - sfr.bit					x
	CY, A. bit	2	CY - A.bit					×
	CY, X. bit	2	CY - X.bit					×
	CY, PSWH.bit	2	CY PSW _H .bit					×
MONI	CY, PSWL.bit	2	CY - PSW _L .bit					x
MOV1	saddr.bit, CY	3	(saddr.bit) - CY					
	sfr.bit, CY	3	sfr.bit CY					
	A.bit, CY	2	A.bit - CY					
	X.bit, CY	2	X.bit CY					
	PSWH.bit, CY	2	PSW _H .bit CY					
	PSWL.bit, CY	2	PSW _L .bit CY					
	CY, saddr.bit	3	CY - CY A (saddr.bit)					×
	CY,/saddr.bit	3	CY - CY A (saddr.bit)					×
	CY, sfr.bit	3	CY ← CY∧sfr.bit					x
	CY,/sfr.bit	3	CY - CY A sfr.bit					×
	CY, A.bit	2	CY CY A A.bit					x
AND 1	CY,/A.bit	2	CY CY A A.bit					x
	CY, X.bit	2	CY - CY A X.bit					×
	CY,/X.bit	2	CY - CY A X.bit					×
	CY,PSWH.bit	2	CY CY A PSW _H .bit					×
	CY,/PSWH.bit	2	CY CY A PSWH. bit					×
	CY, PSWL.bit	2	CY CY \ PSWL . bit			-		×
	CY,/ PSWL.bit	2	CY - CY A PSW _L .bit					×
	CY, saddr.bit	3	CY - CY V (saddr.bit)					×
	CY,/saddr.bit	3	CY - CY V (saddr.bit)					×
	CY, sfr.bit	3	CY - CY V sfr.bit					×
	CY,/sfr.bit	3	CY - CY V sfr.bit					,
	CY, A.bit	2	CY CY V A.bit					>
OR1	CY,/A.bit	2	CY - CY V A.bit					,
	CY, X.bit	2	CY - CY V X.bit					,
	CY,/X.bit	2	CY - CY V X.bit					,
!	CY, PSWH.bit	2	CY - CY V PSWH.bit					3
	CY,/PSWH.bit	2	CY - CY V PSWH.bit					. ;
	CY, PSWL.bit	2	CY CY V PSW _L .bit					3
	CY, PSWL.bit	2	CY CY V PSW _L .bit					,

W	0	December	0			Flag	8	
Mnemonic	Operands	Bytes	Operation	s	Ż	AC	P/V	CY
	CY, sddr. bit	3	CY CY V (saddr. bit)					×
	CY, sfr.bit	3	CY CY V sfr.bit					x
YOD 1	CY, A. bit	2	CY CY V A.bit					x
XOR 1	CY, X. bit	2	CY CY V X.bit					x
	CY, PSWH.bit	2	CY - CY V PSWH . bit					×
	CY, PSWL.bit	2	CY - CY V PSWL.bit					x
	saddr.bit	2	(saddr.bit) - 1					
	sfr.bit	3	sfr.bit 1					
	A.bit	2	A.bit - 1					
SET1	X.bit	2	X.bit — 1					
	PSWH.bit	2	PSW _H .bit 1					
	PSWL.bit	2	PSW _L .bit 1	x	×	x	×	x
	СҰ	1	CY 1					1
	saddr.bit	2	(saddr.bit) - 0					
	sfr.bit	3	sfr.bit 0					
	A.bit	2	A.bit 0					
CLR1	X.bit	2	X.bit 0					
	PSWH.bit	2	PSW _H .bit 0					
	PSWL.bit	2	PSW _L .bit 0	×	×	x	x	x
	СУ	1	CY 0					0
	saddr.bit	3	(saddr.bit) - (saddr.bit)					
	sfr.bit	3	sfr.bit - sfr.bit					
	A.bit	2	A.bit - A.bit					
NOT1	X.bit	2	X.bit - X.bit					
	PSWH.bit	2	PSW _H .bit - PSW _H .bit					
	PSWL.bit	2	PSW _L .bit - PSW _L .bit	x	x	x	×	x
	CY	1	CY CY					x

(12) Call and return instruction: CALL, CALLF, CALLT, BRK, RET, RETB, RETI

Mnemonic	Operands	Bytes	Operation			Flag	;8		
	,	3,000	Operation	s	z	AC	P/V	CY	
	!addrl6	3	(SP-1) — (PC+3) _H , (SP-2) — (PC+3) _L , PC — addr16, SP — SP-2						
CALL	rpl	2	$(SP-1) \leftarrow (PC+2)_{H}, (SP-2) \leftarrow (PC+2)_{L}, PC_{H} \leftarrow rpl_{H}, PC_{L} \leftarrow rpl_{L}, SP \leftarrow SP-2$						
	[rpl]	2	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					-	
CALLF	laddrll	2	$(SP-1) \leftarrow (PC+2)_{H}, (SP-2) \leftarrow (PC+2)_{L},$ $PC_{15-11} \leftarrow 00001,$ $PC_{10-0} \leftarrow addr11, SP \leftarrow SP-2$						
CALLT	[addr5]	1	(SP-1) — (PC+1) _H , (SP-2) — (PC+1) _L , PC _H — (TPF, 00000000, addr5+1), PC _L — (TPF, 00000000, addr5), SP — SP-2					-	
BRK		1	(SP-1) — PSW _H , (SP-2) — PSW _L , (SP-3) — (PC+1) _H , (SP-4) — (PC+1) _L , PC _L — (003EH), PC _H — (003FH), SP — SP-4, IE — 0						
RET		1	PC _L — (SP), PC _H — (SP+1), SP — SP+2						
RETB		1	$PC_L \longrightarrow (SP), PC_H \longrightarrow (SP+1),$ $PSW_L \longrightarrow (SP+2), PSW_H \longrightarrow (SP+3)$ $SP \longrightarrow SP+4$	R	R	R	R	R	
RETI		1	$PC_L \longrightarrow (SP), PC_H \longrightarrow (SP+1),$ $PSW_L \longrightarrow (SP+2), PSW_H \longrightarrow (SP+3)$ $SP \longrightarrow SP+4$	R	R	R	R	R	

(13) Stack handling instruction: PUSH, PUSHU, POP, POPU, MOVW, INCW, DECW

						Flag	s	
Mnemonic	Operands	Bytes	Operation	s	z	AC	P/V	CY
	efrp	3	(SP-1) sfr _H , (SP-2) sfr _L , SP SP-2				•	
PUSH	post	2	((SP-1) post _H , (SP-2) post _L ,SP SP-2)xn					
	PSW	1	(SP-1) PSW _H , (SP-2) PSW _L ,SP SP-2					
PUSHU	post	2	{(UP-1) - post _H , (UP-2) - post _L , UP - UP-2}xn					
	sfrp	3	sfr _L — (SP), sfr _H — (SP+1), SP — SP+2					
POP	post	2	{post _L (SP), post _H (SP+1), SP SP+2}xn					
	PSW	1	$PSW_L \leftarrow (SP), PSW_H \leftarrow (SP+1),$ $SP \leftarrow SP+2$	R	R	R	R	R
POPU	post	2	{post _L (UP), post _H (UP+1), UP UP+2}xn					
	SP, #word	4	SP word					
MOVW	SP, AX	2	SP - AX					
	AX, SP	2	AX SP					
INCW	SP	2	SP SP+1					
DWCW	SP	2	SP — SP-1					

Remarks: n under the stack handling instruction indicates the number of registers described as post.

(14) Special instruction: CHKL, CHKLA

Mnemonic Op	Operands	Operands Bytes	Operation	Flage						
	•		Operation	S	z	AC	P/V	CY		
CHKL	sfr	3	(pin level) V (signal level at prestage of output buffer)	×	x		P			
CHKLA	sfr	3	A (pin level) V (signal level at prestage of output buffer)	×	×		P			

(15) Unconditional branch instruction: BR

Mnemonic	Operands	Bytes Operation	Flags							
		3,555	operation	s	z	AC	P/V	CĀ		
-	laddrl6	3	PC addrl6							
BR	rpl	2	PC _H rpl _H , PC _L rpl _L							
J BR	[rpl]	2	PC _H (rpl+1), PC _L (rpl)				•			
	\$ addr16	2	PC PC+2+jdisp8							

(16) Conditional branch instruction: BC, BL, BNC, BNL, BZ, BE, BNZ, BNE, BV, BPE, BNV, BPO, BN, BP, BGT, BGE, BLT, BLE, BH, BNH, BT, BF, BTCLR, BFSET, DBNZ

(1/2)

Mnemonic	0	D	On any of an			Flag	s	
rmemonic	Operands	Bytes	Operation	s	Z	AC	P/V	CY
ВС	\$ addr16	2	PC - PC+2+jdisp8 if CY-1					
BL	Ş addrib	2	70 — 70727 Julispo II 01-1	<u></u>				
BNC	\$ addrl6	2	PC - PC+2+jdisp8 if CY=0					
BNL	3 addillo	-	10 10:2: Juliapo 11 01-0		<u> </u>			
BZ	\$ addrl6	2	PC - PC+2+jdisp8 if Z=1					
BE	\$ add110	-	10 - 10.2. jazspo 11 2 1					
BNZ	\$ addrl6	2	PC PC+2+jdisp8 if Z=0					
BNE	V additio		10 3 10.2. jazapo 12 2 3					
BV	- \$ addr16	2	PC - PC+2+jdisp8 if P/V-1					
BPE	y additio	-	10 1012/juzspo 11 1// 1					
BNV	\$ addr16	2	PC - PC+2+jdisp8 if P/V=0					
вро	V 200210							
BN	\$addr16	2	PC - PC+2+jdisp8 if S=1					
BP	\$addr16	2	PC - PC+2+jdisp8 if S=0					
BGT	\$addrl6	3	PC PC+3+jdisp8 if (P/V V S) V Z-0					
BGE	\$addr16	3	PC PC+3+jdisp8 if P/V V S=0					
BLT	\$addr16	3	PC → PC+3+jdisp8 if P/V V S=1					
BLE	\$addr16	3	PC PC+3+jdisp8 if (P/V V S) V Z=1					
вн	\$addrl6	3	PC PC+3+jdisp8 if Z V CY-0					
BNH	\$addr16	3	PC PC+3+jdisp8 if Z V CY=1					
	saddr.bit, \$addr16	3	PC - PC+3+jdisp8 if (saddr.bit)=1					
	sfr.bit, \$addrl6	4	PC - PC+4+jdisp8 if sfr.bit-1					
D.T.	A.bit, \$addr16	3	PC - PC+3+jdisp8 if A.bit-1					
BT	X.bir, \$addr16	3	PC PC+3+jdisp8 if X.bit-1					
	PSWH.bit, \$addr16	3	PC PC+3+jdiap8 if PSWH.bit=1					
	PSWL.bit, \$addr16	3	PC - PC+3+jdisp8 if PSW, .bit=1					

Mnemonic	Operands	Bytes	Operation			Flag		
	•		Operation	S	Z	AC	P/V	CY
	eaddr.bit, \$addr16	4	PC PC+4+jdisp8 if (saddr.bit)=0					
	sfr.bit, \$addrl6	4	PC PC+4+jdisp8 if sfr.bit=0					
BF	A.bit, \$addr16	3	PC - PC+3+jdisp8 if A.bit=0			· · · · ·		
BE	X.bit, \$addr16	3	PC PC+3+jdisp8 if X.bit-0					******
	PSWH.bit, \$addr16	3	PC → PC+3+jdisp8 if PSW _H .bit=0					
	PSWL.bit, \$addr16	3	PC PC+3+jdisp8 if PSWL.bit=0					
	saddr.bit, \$addrl6	4	PC PC+4+jdisp8 if (saddr.bit)=1 then reset (saddr. bit)					
	sfr.bit, \$addr16	4	PC PC+4+jdisp8 if sfr.bit=1 then reset sfr.bit					
BTCLR	A.bit, \$addr16	3	PC PC+3+jdisp8 if A.bit=1 then reset A.bit					
	X.bit, \$mddr16	3	PC PC+3+jdisp8 if X.bit=1 then reset X.bit					
	PSWH.bit, \$addr16	3	PC - PC+3+jdisp8 if PSW _H .bit=1 then reset PSW _H .bit					
	PSWL.bit, \$addr16	3	PC PC+3+jdisp8 if PSW _L .bit=1 then reset PSW _L .bit	×	×	×	x	×
	saddr.bit, \$addr16	4	PC PC+4+jdisp8 if (saddr.bit)=0 then set (saddr. bit)					
	sfr.bit, \$addr16	4	PC PC+4+jdisp8 if sfr.bit=0 then set sfr.bit		<u>.</u>			
BFSET	A.bit, \$addr16	3	PC - PC+3+jdisp8 if A.bit-0 then set A.bit					
	X.bit, \$addr16	3	PC PC+3+jdisp8 if X.bit=0 then set X.bit					
	PSWH.bit, \$addr16	3	PC PC+3+jdisp8 if PSW _H .bit=0 then set PSW _H .bit					
	PSWL.bit, \$addrl6	3	PC PC+3+jdisp8 if PSW _L .bit-0 then set PSW _L .bit	×	×	×	×	×
DBNZ -	r2, \$addrl6	2	r2 r2-1 then PC PC+2+jdisp8 if r2+0			•		
	saddr, \$addrl6	3	(saddr) (saddr)-1, then PC PC+3+jdisp8 if(saddr)+0					

(17) Context switching instruction: BRKCS, RETCS, RETCSB

		_			s			
Mnemonic	Operands	Bytes	Operation	s	Z	AC	P/V	CY
BRKCS	RBn	2	RBS2-0 — n, PC _H — R4, R7 — PSW _H , R6 — PSW _L , RSS — 0, IE — 0					
RETCS	laddrl6	3	$PC_{H} \longrightarrow R5$, $PC_{L} \longrightarrow R4$, $R5 \longrightarrow addr16_{H}$, $R4 \longrightarrow addr16_{L}$, $RSW_{H} \longrightarrow R7$, $PSW_{L} \longrightarrow R6$	R	R	R	R	R
RETCSB	!addrl6	4	$PC_{H} \longrightarrow R5$, $PC_{L} \longrightarrow R4$, $R5 \longrightarrow addr16_{H}$, $R4 \longrightarrow$ $addr16_{L}$, $PSW_{H} \longrightarrow R7$, $PSW_{L} \longrightarrow R6$	R	R	R	R	R

(18) String manipulation instruction: MOVM, MOVBK, XCHM, XCHBK, CMPME, CMPBKE, CMPMNE, CMPBKNE, CMPMC, CMPBKC, CMPMNC, CMPBKNC

(1/2)

		Ī		T	-	<u> </u>		<u> </u>
Mnemonic	Operands	Bytes	Operation	s				CY
MOVM	[DE+], A	2	(DE+) - A, C - C-1 End if C-0		-			
	[DE-], A	2	(DE-) - A, C - C-1 End if C-0					
MOVBK	[DE+],[HL+]	2	(DE+) (HL+), C C-1 End if C-0					
	[DE-],[HL-]	2	(DE-) - (HL-), C - C-1 End if C-0					
XCHM	[DE+], A	2	(DE+) A, C C-1 End if C-0					
	[DE-], A	2	(DE-) A, C C-1 End if C-0	-1				
хснвк	[DE+], [HL+]	2	(DE+) (HL+), C C-1 End if C-0					
	[DE-], [HL-]	2	(DE-) (HL-), C C-1 End if C-0					
СМРМЕ	[DE+], A	2	(DE+)-A, C C-1 End if C-0 or Z-0	x	x	×	v	x
	[DE-], A	2	(DE-)-A, C → C-1 End if C=0 or Z=0	×	x	×	v	x
CMPBKE	[DE+], [HL+}	2	(DE+)-(HL+), C C-1 End if C=0 or Z=0	x	×	x	V	x
	(DE-), (HL-)	2	(DE-)-(HL-), C C-1 End if C=0 or Z=0	×	×	x	٧	×
CMPMNE	[DE+], A	2	(DE+)-A, C → C-1 End if C=0 or Z-1	x	×	x	V	x
	[DE-], A	2	(DE-)-A, C C-1 End if C-O or Z-1	S Z AC P/V CY , C — C-1 , C — C-1 HL+), C — C-1 HL+), C — C-1 HL+), C — C-1 HL+), C — C-1 HL-), C — C-1 X X X V X — C-1 X X X V X				
CMPBKNE -	[DE+], [HL+]	2	(DE+)-(HL+), C C-1 End if C-O or Z-1	x	x	x	V	×
	[DE-], [HL-]	2	(DE-)-(HL-), C — C-1 End if C=0 or Z-1	×	x	x	V	x
CMPMC -	[DE+], A	2	(DE+)-A, C C-1 End if C=0 or CY=0	×	x	x	v	x
	[DE-], A	2	(DE-)-A, C C-1 End if C=0 or CY=0	×	x	×	v	×
CMPBKC	[DE+], [HL+]	2	(DE+)-(HL+), C - C-1 End if C-O or CY-O	x	×	×	V	×
SIE DRO	[DE-], [HL-]	2	(DE-)-(HL-), C C-1 End if C=0 or CY=0	x	×	×	v	×

(2/2)

Managaria	01-	B	Onemand	Flags								
Mnemonic CMPMNC	Operands	Bytes	Operation	s	Z	AC	P/V	CY				
CMBNOIC	[DE+], A	2	(DE+)-A, C C-1 End if C=0 or CY-1	x	×	×	V	×				
Criffine	[DE-], A	2	(DE-)-A, C C-1 End if C-0 or CY-0	x	x	×	v	x				
CMPBKNC	(DE+),[HL+]	2	(DE+)-(HL+), C - C-1 End if C-0 or CY-1	x	×	x	v	×				
CHEBRIC	(DE-),(HL-)	2	(DE-)-(HL-), C - C-1 End if C=0 or CY=1	×	×	×	v	x				

(19) CPU control instruction: MOV, SWRS, SEL, NOP, EI,

Yananda	0	D	2	Flags							
Mnemonic	Operands	Bytes	Operation	S	z	AC	P/V	CY			
MOV	STBC, /byte	4	(Note) STBC byte								
	WDM, #byte	4	(Note) WDM → byte								
SWRS		1	RSS RSS								
SEL	RBn	2	RBS2-0 n, RSS 0								
SEL	RBn, ALT	2	RBS2-0 n, RSS 1								
NOP		1	No Operation								
EI		1	IE - 1 (Enable Interrupt)								
DI		1	IE - 0 (Disable Interrupt)								

Note: When the operation code of an STBC or WDM register handling instruction is abnormal, an trap interrupt is generated.

Operation when an exception trap interrupt occurs.

(SP-1)
$$\longrightarrow$$
 PSW_H, (SP-2) \longleftarrow PSW_L

$$(SP-3) \leftarrow (PC-4)_H, (SP-4) \leftarrow (PC-4)_L$$

$$PC_L \leftarrow (003CH), PC_H \leftarrow (003DH)$$

18.2 Operation Codes of Instructions

18.2.1 Symbol explanation of operation codes

r,rl				
R ₃	R ₂	R ₁	Ro	reg
0	0	0	0	RO
0	0	0	1	R1
0	0	1	0	R2
0	0	1	1	R3
0	1	0	0	R4
0	1	0	1	R5
0	1	1	0	R6
0	1	1	1	R7
1	0	0	0	R8
1	0	0	1	R9
1	0	1	0	R10
1	0	1	1	R11
1	1	0	0	R12
1	1	0	1	R13
1	1	1	0	R14
1	1	1	1	R15

T	
rl	
	r
<u></u>	

r 2	
co	reg
0	C B

P ₂	P ₁	Po	reg-pair
0	0	0	RPO
0	0	1	RP1
0	1	0	RP2
0	1	1	RP3
1	0	0	RP4
1	0	1	RP5

Lbī			
Q ₂	Q_1	Q ₀	reg-pair
0	0	0	RPO
0	0	1	RP4
0	1	0	RP1
0	1	1	RP5
1	0	0	RP2
1	0	1	RP6
1	1	0	RP3
1	1	1	RP7

rpz		
s ₁	s _o	reg-pair
0	0	VP
0	1	UP
1	0	DE
1	1	HL

Bn: Immediate data for bit

Nn: Immediate data for n

RP6 RP7

Data: 8-bit immediate data corresponding to byte

Low/High Byte : 16-bit immediate data corresponding to word

Saddr-offset : Low-order 8-bit off set data of 16-bit address

corresponding to saddr

Sfr-offset : Low-order 8-bit data of 16-bit address of

special function register (sfr)

Low/High offset: 8/16-bit offset data in memory addressing in

based mode/indexed mode

Low/High Addr. : 16-bit immediate data corresponding to addrl6

jdisp : Signed 8-bit two's complement data of relative

address distance between top address of next

instruction and branch destination address

fa : Low-order 11-bits of immediate data correspond-

ing to addrll

ta : Low-order five bits of immediate data corre-

sponding to addr5x 1/2

Post Byte : 8-bit data specifying register pairs for stack

handling


Each bit is assigned a specific register pair.

When a bit is set to 1, its corresponding regis-

ter pair is specified for stack handling. (See

Fig. 18-1.)


Fig. 18-1 8-bit Data Specifying Register Pairs for Stack Handling




Note: RP5 (UP) for PUSH/POP instruction or PSW for PUSHU/POPU instruction.

Caution 1: If both source and destination are both of registers or both saddr and saddrp in the operand field of MOV r, rl, ADD saddr, saddr, etc., the codes are as follows:

 When both are registers or register pairs, the destination specification code precedes the source specification code.




 When both are saddr or saddrp, the preceding 1byte data becomes offset data specifying the source and the following 1-byte data becomes offset data specifying the destination.



Caution 2: If a special function register (SFR) mapped in FF00H-FF1FH is described in operand sfr or sfrp, short direct addressing rather than SFR addressing is applied and the operation code of the instruction with operand saddr or saddrp is generated.

Example: AND A, P5



In this example, since short direct addressing is applied to the AND A, P5 instruction, the operation code becomes shorter than that when SFR addressing is applied.

18.2.2 Operation codes in memory addressing modes

Table 18-5 lists the codes of the mod and mem parts in the operation code field determined corresponding to the contents described in mem in the operand field.

Table 18-5 Codes of mod and mem Parts in Operation Code Field

	0 0 1 [HL+](Note) 0 1 0 [DE-](Note) 0 1 1 [HL-](Note)		1 0110	1 0111	0 0110	0 1010
n	nem		indirect	Based indexed mode	Based mode	Indexed mode
0	0	0	[DE+](Note)	[DE+A]	[DE+byte]	word[DE]
0	0	1	[HL+](Note)	[HL+A]	[DE+byte]	word[A]
0	1	0	[DE-](Note)	[DE+A]	[HL+byte]	word[HL]
0	1	1	[HL-](Note)	[HL+B]	[UP+byte]	word[B]
1	0	0	[DE](Note)	[VP+DE]	[VP+byte]	-
1	0	1	[HL](Note)	[VP+HL]	-	-
1	1	0	[VP]		-	
1	1	1	[UP]	-	-	_

Note: If the code is described in mem in the MOV instruction operand field, the MOV instruction becomes a dedicated 1-byte instruction.

Remarks: If the based or indexed mode is described in mem, the 8-bit or 16-bit offset data corresponding to byte or word is added to the third byte and later.

18.2.3 Operation code list

(1) 8-bit data transfer instruction: MOV, XCH (1/2)

		<u> </u>					···			Oį	per	atio	on o	ode							
Mnemonic	Operands					B1							В2			*			E	33	
						B4							B5					1			
	rl, #byte	1	0	1	1	1	R ₂	R	Ro	-	-	1	ata		_	_	_				
	saddr, #byte		0	1	1	1			0	-	•	Sac	ldr-	of	fset		_	-	Da	ta	
	sfr, #byte	0	0	1	0	1	0	1	1	-	-	Si	r-c	ff	set		-	-	Da	ta	
	r, rl	0	0	1	0	0	1	0	0	R ₃	R ₂	R ₁	Ro	0	R.	, R	1 R ₀	·			
	A, rl	1	1	0	1	0	R ₂	R,	Ro								1 0	 	_		
	A, saddr	0	0	1	0	0	0			-	-	Sad	ldr-	off	set		_	†			
	saddr, A	0	0	1	0	0	0	1	0	-	-	Sad	dr-	ofi	set	:	_	ļ			
	saddr, saddr	0	0	1	1	1	0	0	0	-	-	Sad	dr-	off	set		_	—Sa	ddr-	offs	et
	A, sfr	0	0	0	1	0	0	0	0	_			r-o				<u> </u>	-			
	sfr, A	0	0	0	1	0	0	1	0	-			r-0								
	(Note)	0	1	0	1	1	men														
	A, mem	0	0	0		mc	d			0	men	n		0	0	0	0	I	.ow 0	ffset	
		-	I	lig	h 0:	ffse	t	÷	-												
MOV	(Note)	0	1	0	1	0	men	-	·												
	mem, A	0	0	0		mc	d			1	1 mem 0 0 0 0					I	ow 0	ffset			
			F	High	h 0:	ffse	t	_	-						ļ <u>.</u>						
	A, [saddrp]	0	0	0	1	1	0	0	0	-	- Saddr-offset -							-			
	[saddrp], A	0	0	0	1	1	0	0	1			Sad	dr-	off	set	:	_				
		0	0	0	0	1	0	0	1	1	1	1	1	0	0	0	0		Low	Addr	
	A, !addrl6			Hig	gh /	Addr		_	-												
	1.11.16	0	0	0	0	1	0	0	1	1	1	1	1	0	0	0	1		Low	Addr	
	iaddrl6, A	-		Hig	gh A	Addr			-			•——				-					
İ	PSWL, #byte	0	0	ì	0	1	0	1	1	1	1	ı	1	1	1	1	0		Da	ta	
-	PSWH, #byte	0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1		Da	ta	_
	PSWL, A	0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	0				
	PSWH, A	0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	<u> </u>			
	A, PSWL	0 (0	0	1	0	0	0	0	1	1	1	1	1	1	1	0	-			
	A, PSWH	0 (0	0	1	0	0	0	0	1	1	1	1	1	1	1	1				

Note: If [DE], [HL], [DE+], [DE-], [HL+], or [HL-] is described in mem, the 1-byte code results.

	Operands		Operation code																	
Mnemonic		B1 B4							B2						В3					
									B5											
	A, rl	1	1	0	1	1	R ₂	R	R _O											
	r, rl	0	0	1	0	0	1	0	1	R ₃ R ₂	R ₁	Ro	0	R ₂	R ₁	R _O				
	A	0	0	0		mc	od.			О жет	1		0	1	0	0	-	Lov	Off	set —
хсн	A, mem	- High Offset																		
	A, saddr	0	0	1	0	0	0	0	1	-	S	addr	-of	fse	t	_				
	A, sfr	0	0	0	0	0	0	0	1	0 0	1	0	0	0	0	1		Sf	-off	set -
	A, [saddr]	0	0	1	0	0	0	1	1	-	Sa	ddr-	off	set		_				
	saddr, saddr	0	0	1	1	1	0	0	1	-	Sa	ddr-	off	set		_	s	addı	-off	set —

(2) 16-bit data transfer instruction: MOVW, XCHW

	Operands	Operation code											
Mnemonic		B1	B2	В3									
		B4	B5										
MOVW	rpl, #word	0 1 1 0 0 Q ₂ Q ₁ Q ₀	- Low Byte -	- High Byte -									
	saddrp, #word	0 0 0 0 1 1 0 0	- Saddr-offset -	- Low Byte -									
		- High Byte											
	efrp, #word	0 0 0 0 1 0 1 1	- Sfr-offset -	- Low Byte -									
		High Byte											
	rp, rpl	0 0 1 0 0 1 0 0	P ₃ P ₂ P ₀ 0 1 Q ₂ Q ₁ Q ₀										
	AX, saddrp	0 0 0 1 1 1 0 0	Saddr-offset										
	saddrp, AX	0 0 0 1 1 0 1 0	- Saddr-offset										
	saddrp, saddrp	0 0 1 1 1 1 0 0	Saddr-offset	Saddr-offsat									
	AX, sfrp	0 0 0 1 0 0 0 1	Sfr-offset										
	sfrp, AX	0 0 0 1 0 0 1 1	- Sfr-offset -										
	rpl, !addrl6	0 0 0 0 1 0 0 1	1 0 0 0 0 Q ₂ Q ₁ Q ₀	- Low Addr									
		- High Addr											
	!addrl6, rpl	0 0 0 0 1 0 0 1	1 0 0 0 0 Q ₂ Q ₁ Q ₀	Low Addr									
		High Addr											
	AX, mem	0 0 0 mod	O mem	Low-offset									
		- High-offset											
	mem, AX	0 0 0 mod	1 mem 0 0 0 1	- Low-offset -									
		- High-offset											
	AX, saddrp	0 0 0 1 1 0 1 1	- Saddr-offset										
XCHW	AX, sfrp	0 0 0 0 0 0 0 1	0 0 0 1 1 0 1 1	- Sfr-offset -									
	saddrp, saddrp	0 0 1 0 1 0 1 0	Saddr-offset	- Saddr-offset-									
	rp, rpl	0 0 1 0 0 1 0 1	P ₂ P ₁ P ₀ 0 1 Q ₂ Q ₁ Q ₀										
	AX, mem	0 0 0 mod	0 mem 0 1 0 1	- Low-offset -									
		- High-offset -											

(3) 8-bit arithmetic and logical instruction: ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP

(1/4)

	Operands	Operation code												
Mnemonic		B1	B2	В3										
		B4	B5 .											
ADD	A, #byte	1 0 1 0 1 0 0 0	Data											
	saddr, #byte	0 1 1 0 1 0 0 0	- Saddr-offset -	Data										
	sfr, #byte	0 0 0 0 0 0 0 1	0 1 1 0 1 0 0 0	Sfr-offset										
		Data												
	r, rl	1 0 0 0 1 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
	A, saddr	1 0 0 1 1 0 0 0	- Saddr-offset -											
	A, sfr	0 0 0 0 0 0 0 1	1 0 0 1 1 0 0 0	Sfr-offset										
	saddr, saddr	0 1 1 1 1 0 0 0	- Saddr-offset -	Saddr-offset —										
	A, mem	0 0 0 mod	0 mem 1 0 0 0	Low Offset										
		- High Offset												
	mem, A	0 0 0 mod	1 mem 1 0 0 0	- Low Offset -										
		- High Offset -												
	A, #byte	1 0 1 0 1 0 0 1	- Data											
	saddr, #byte	0 1 1 0 1 0 0 1	Saddr-offset	- Data										
	sfr, #byte	0 0 0 0 0 0 0 1	0 1 1 0 1 0 0 1	- Sfr-offset										
		- Data												
ADDC	r, rl	1 0 0 0 1 0 0 1	R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R ₀											
	A, saddr	1 0 0 1 1 0 0 1	Saddr-offset -											
	A, sfr	0 0 0 0 0 0 0 1	10011001	Sfr-offset -										
	saddr, saddr	0 1 1 1 1 0 0 1	- Saddr-offset -	Saddr-offset										
	A, mem	0 0 0 mod	0 m.em. 1 0 0 1	- Low Offset										
		- High Offset -												
	mem, A	0 0 0 mod	1 mem 1 0 0 1	- Low Offset -										
		High Offset												

			Operation code	
Mnemonic	Operands	Bi	B2	В3
		B4	B5	
	A, #byte	1 0 1 0 1 0 1 0	- Data	
	saddr, #byte	0 1 1 0 1 0 1 0	- Saddr-offset	- Data
	sfr, #byte	0 0 0 0 0 0 0 1	0 1 1 0 1 0 1 0	- Sfr-offset
	011, 70,10	- Data		
	r, rl	1 0 0 0 1 0 1 0	R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R ₀	
	A, saddr	1 0 0 1 1 0 1 0	- Saddr-offset	
SUB	A, sfr	0 0 0 0 0 0 0 1	1 0 0 1 1 0 1 0	- Sfr-offset -
	saddr, saddr	0 1 1 1 1 0 1 0	- Saddr-offset	- Saddr-offset-
	A, mem	0 0 0 mod	0 mem 1 0 1 0	- Low Offset
	Α, ωτω	- High Offset -		
		0 0 0 mod	1 mem 1 0 1 0	- Low Offset
	mem, A	- High Offset		
	A, #byte	1 0 1 0 1 0 1 1	Data	
	saddr, #byte	0 1 1 0 1 0 1 1	Saddr-offset	- Data -
	sfr, #byte	0 0 0 0 0 0 0 1	0 1 1 0 1 0 1 1	- Sfr-offset -
	sir, poyte	- Data -		
	r, rl	1 0 0 0 1 0 1 1	R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R ₀	
	A, saddr	1 0 0 1 1 0 1 1	Saddr-offset	
SUBC	A, sfr	0 0 0 0 0 0 0 1	1 0 0 1 1 0 1 1	- Sfr-offset -
	saddr, saddr	0 1 1 1 1 0 1 1	- Saddr-offset -	- Saddr-offset-
	A, mem	0 0 0 mod	0 mem 1 0 1 1	- Low Offset
		- High Offset -		
	A	0 0 0 mod	1 mem 1 0 1 1	- Low Offset -
	mem, A	- High Offset -		
	A, #byte	1 0 1 0 1 1 0 0	- Data	
	saddr, #byte	0 1 1 0 1 1 0 0	Saddr-offset	- Data
AND	sfr, #byte	0 0 0 0 0 0 0 1	0 1 1 0 1 1 0 0	- Sfr-offset
.410	and, soyle	- Data -		
	r, rl	1 0 0 0 1 1 0 0	R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R ₀	
	A, saddr	1 0 0 1 1 1 0 0	- Saddr-offset -	

			Operation code	
Mnemonic	Operands	B1	B2	В3
		B4	B5	
	A, sfr	0 0 0 0 0 0 0 1	1 0 0 1 1 1 0 0	- Sfr-offset -
	saddr, saddr	0 1 1 1 1 1 0 0	- Saddr-offset	- Saddr-offset-
AND	A, mem	0 0 0 mod	0 mem 1 1 0 0	- Low Offset -
AND	A, mem	- High Offset -		
	mem, A	0 0 0 mod	1 mem 1 1 0 0	- Low Offset -
	шеш, А	High Offset		
	A, #byte	1 0 1 0 1 1 1 0	- Data -	
	saddr, #byte	0 1 1 0 1 1 1 0	- Saddr-offset	- Data -
	sfr, #byte	0 0 0 0 0 0 0 1	0 1 1 0 1 1 1 0	- Sfr-offset -
	Sir, Foyte	Data		
	r, rl	1 0 0 0 1 1 1 0	R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R ₀	
	A, saddr	1 0 0 1 1 1 1 0	- Saddr-offset	
OR	A, sfr	0 0 0 0 0 0 0 1	10011110	- Sfr-offset -
	saddr, saddr	0 1 1 1 1 1 1 0	- Saddr-offset	- Saddr-offset
	A, mem	0 0 0 mod	0 mem 1 1 1 0	- Low Offset -
		- High Offset -		
	mem, A	0 0 0 mod	1 mem 1 1 1 0	- Low Offset
	wew, a	- High Offset -		
	A, #byte	1 0 1 0 1 1 0 1	- Data	
	saddr, #byte	0 1 1 0 1 1 0 1	- Saddr-offset	Data —
	of a dham	0 0 0 0 0 0 0 1	0 1 1 0 1 1 0 1	- Sfr-offset -
	sfr, #byte	Data		
•	r, rl	1 0 0 0 1 1 0 1	R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R ₀	
	A, saddr	1 0 0 1 1 1 0 1	- Saddr-offset	
XOR	A, sfr	0 0 0 0 0 0 0 1	1 0 0 1 1 1 0 1	Sfr-offset
	saddr, saddr	0 1 1 1 1 1 0 1	Saddr-offset	- Saddr-offset-
		0 0 0 mod	0 mem	- Low Offset -
	A, mem	- High Offset -		
	^	0 0 0 mod	1 mem 1 1 0 1	- Low Offset
	mem, A	- High Offset -		

					Operation code					Operation code
Mnemonic	Operands	B1								B2 B3
						В4			•	B5
	A, #byte	1	0	1	0	1	1	1	1	- Data -
	saddr, #byte	0	1	1	0	1	1	1	1	- Saddr-offset - Data -
		0	0	0	0	0	0	0	1	0 1 1 0 1 1 1 - Sfr-offset
	sfr, #byte	_			Dat	a			-	
	r, rl	1	0	0	0	1	1	1	1	R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R ₀
	A, saddr	1	0	0	1	1	1	1	1	Saddr-offset
CMP	A, sfr	0	0	0	0	0	0	0	1	1 0 0 1 1 1 1 1 - Sfr-offset
	saddr, saddr	0	1	1	1	1	1	1	1	Saddr-offset Saddr-offset
		0	0	0		TI C	d			0 mem 1 1 1 1 Low Offset
	A, mem	-		Hi	.gh	Offs	et	_	-	
		0	0	0		mc	d			1 mem
	mem, A	_		Hi	.gh	Offs	et	_	-	

(4) 16-bit arithmatic and logical instruction: ADDW, SUBW, CMPW

			Operation code	
Mnemonic	Operands	. В1	B2	B3
		B4	B5	
	AX, #word	0 0 1 0 1 1 0 1	Low Byte	- High Byte
	saddrp, #word	0 0 0 0 1 1 0 1	Saddr-offset	- Low Byte -
	ouddip, FWOID	- High Offset -		
	sfrp, #word	0 0 0 0 0 0 0 1	0 0 0 0 1 1 0 1	Sfr-offset
ADDW		Low Byte	- High Byte	
	rp, rpl	10001000	P ₂ P ₁ P ₀ 0 1 Q ₂ Q ₁ Q ₀	
	AX, saddrp	0 0 0 1 1 1 0 1	Saddr-offset -	
	AX, sfrp	0 0 0 0 0 0 0 1	0 0 0 1 1 1 0 1	- Sfr-offset -
	saddrp, saddrp	0 0 1 1 1 1 0 1	Saddr-offset	- Saddr-offset-
	AX, #word	0 0 1 0 1 1 1 0	- Low Byte	- High Byte -
	saddrp, #word	0 0 0 0 1 1 1 0	- Saddr-offset -	- Low Byte
	•	High Byte -		
SUBW	sfrp, #word	0 0 0 0 0 0 0 1	0 0 0 0 1 1 1 0	Sfr-offset
	p, 1.1024	Low Byte -	- High Byte -	
	rp, rpl	1 0 0 0 1 0 1 0	$P_2 P_1 P_0 0 1 Q_2 Q_1 Q_0$	
	AX, saddrp	0 0 0 1 1 1 1 0	Saddr-offset -	→ Saddr-offset-
	AX, sfrp	0 0 0 0 0 0 0 1	0 0 0 1 1 1 1 0	- Sfr-offset
	saddrp, saddrp	0 0 1 1 1 1 1 0	- Saddr-offset -	- Saddr-offset-
 -	AX, #word	0 0 1 0 1 1 1 1	- Low Byte -	- High Byte -
	saddrp, #word	0 0 0 0 1 1 1 1	Saddr-offset -	Low Byte -
	•	- High Byte -		
CMPW	sfrp, #word	0 0 0 0 0 0 0 1	0 0 0 0 1 1 1 1	- Sfr-offset
	-	Low Byte	- High Byte -	
	rp, rpl	1 0 0 0 1 1 1 1	$P_2 P_1 P_0 0 1 Q_2 Q_1 Q_0$	
	AX, saddrp	0 0 0 1 1 1 1 1	- Saddr-offset	
	AX, sfrp	0 0 0 0 0 0 0 1	0 0 0 1 1 1 1 1	- Sfr-offset
	saddrp, saddrp	0 0 1 1 1 1 1 1	- Saddr-offset -	- Saddr-offset -

(5) Multiplication and division instruction: MULU, DIVUW, MULUW, DIVUX

		Operation code												
Mnemonic	Mnemonic Operands	B1 B2	В3											
	B4 B5													
MULU	rl	0 0 0 0 0 1 0 1 0 0 0 0 1 R ₂ R ₁ R ₀												
DIVUW	rl	0 0 0 1 1 R ₂ R ₁ R ₀												
MULUW	rpl	0 0 1 0 1 Q2 Q1 Q0												
DIVUX	rpl	1 1 1 0 1 Q ₂ Q ₁ Q ₀												

(6) Signed multiplication: MULW

	Mnemonic Operands	Operation code											
Mnemonic		B1	B2	В3									
		В4	B5										
MULW	rpl		0 0 1 1 1 Q Q Q Q Q										

(7) Increment and decrement instruction: INC, DEC, INCW, DECW

			Operation code												
Mnemonic	Operands				B1	B2	В3								
					B4	В5									
	rl	1	1 0	0	0 R ₂ R ₁ R ₀										
INC	saddr	0	0 1	0	0 1 1 0	- Saddr-offset									
	rl	1	1 0	0	0 R ₂ R ₁ R ₀										
DEC	saddr	0	0 1	0	0 1 1 1	Saddr-offset									
	rp2	0	1 0	0	0 1 S ₁ S ₀										
INCW	saddr	0	0 0	0	0 1 1 1	1 1 1 0 1 0 0 0	- Saddr-offset -								
DECW -	rp2	0	1 0	0	1 1 S ₁ S ₀	***									
	saddr	0	0 0	0	0 1 1 1	1 1 1 0 1 0 0 1	Saddr-offset								

(8) Shift and rotate instruction: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

					•					Operation code	
Mnemonic	Operands	B1								B2	В3
					:	В4				B5	
ROR	rl, n	0	0	1	1	0	0	0	0	0 1 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	
ROL	rl, n					0	0	0	1	0 1 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	
RORC	rl, n					0	0	0	0	0 0 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	
ROLC	rl, n					0	0	0	1	0 0 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	
SHR	rl, n					0	0	0	0	1 0 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	
SHL	rl, n					0	0	0	1	1 0 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀	
SHRW	rpl, n					0	0	0	0	1 1 N ₂ N ₁ N ₀ Q ₂ Q ₁ Q ₀	
SHLW	rpl, n					0	0	0	1	1 1 N ₂ N ₁ N ₀ Q ₂ Q ₁ Q ₀	
ROR4	[rpl]	0	0	0	0	0	1	0	1	1 0 0 0 1 Q ₂ Q ₁ Q ₀	
ROL4	[rpl]	0	0	0	0	0	1	0	1	1 0 0 1 1 Q ₂ Q ₁ Q ₀	

(9) BCD adjustment instruction: ADJBA, ADJBS

	Operands		Operation code															
Mnemonic		Bl							B2							В3		
						B4							В.	5				
ADJBA		0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	0	
ADJBS		0	0	0	0	0	1	0	1	1	1	ı	1	1	1	1	1	

(10) Data conversion instruction: CVTBW

		Operation code										
Mnemonic	Operands	. В1	В2	В3								
		B4	B5									
CVTBW		0 0 0 0 0 1 0 0										

(11) Bit manipulation instruction: MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1 (1/3)

					Operation code	
Mnemonic	Operands	B1			B2	B3
		B4			B5	
	CY, saddr.bit	0 0 0 0	1 0	0 0	0 0 0 0 0 B ₂ B ₁ B ₀	- Saddr-offset-
	CY, sfr.bit		1 0	0 0	¹ B ₂ B ₁ B ₀	- Sfr-offset -
	CY, A.bit		0 0	1 1	¹ B ₂ B ₁ B ₀	
	CY, X.bit		0 0	1 1	0 B ₂ B ₁ B ₀	
	CY, PSWH.bit		0 0	1 0	1 B ₂ B ₁ B ₀	
MOV1	CY, PSWL.bit		0 0	1 0	0 B ₂ B ₁ B ₀	
	saddr.bit, CY		1 0	0 0	0 0 0 1 0 B ₂ B ₁ B ₀	→ Saddr-offset-
	sfr.bit, CY		1 0	0 0	1 B ₂ B ₁ B ₀	- Sfr-offset -
	A.bit, CY		0 0	1 1	1 B ₂ B ₁ B ₀	
	X.bit, CY		0 0	1 1	0 B ₂ B ₁ B ₀	
	PSWH.bit, CY		0 0	1 0	1 B ₂ B ₁ B ₀	
	PSWL.bit, CY		0 0	1 0	0 B ₂ B ₁ B ₀	
	CY, saddr.bit	0 0 0 0	1 0	0 0	0 0 1 0 0 B ₂ B ₁ B ₀	Saddr-offset-
	CY,/saddr.bit				0 0 1 1 0 B ₂ B ₁ B ₀	- Saddr-offset-
	CY, sfr.bit				0 0 1 0 1 B ₂ B ₁ B ₀	- Sfr-offset -
	CY,/sfr.bit				0 0 1 1 1 B ₂ B ₁ B ₀	- Sfr-offset -
	CY, A.bit		0 0	1 1	0 0 1 0 1 B ₂ B ₁ B ₀	
AND1	CY,/A.bit				0 0 1 1 1 B ₂ B ₁ B ₀	
	CY, X.bit				0 0 1 0 0 B ₂ B ₁ B ₀	
	CY./X.bit				0 0 1 1 0 B ₂ B ₁ B ₀	
	CY, PSWH.bit		0 0	1 0	0 0 1 0 1 B ₂ B ₁ B ₀	
	CY,/PSWH.bit				0 0 1 1 1 B ₂ B ₁ B ₀	
	CY, PSWL.bit				0 0 1 0 0 B ₂ B ₁ B ₀	
	CY,/PSWL.bit				0 0 1 1 0 B ₂ B ₁ B ₀	

			Operation code	
Mnemonic	Operands	B1	B2	В3
		B4	B5	
	CY, saddr.bit	0 0 0 0 1 0 0 0	0 1 0 0 0 B ₂ B ₁ B ₀	Saddr-offset
	CY,/saddr.bit		0 1 0 1 0 B ₂ B ₁ B ₀	- Saddr-offset -
	CY, sfr.bit		0 1 0 0 1 B ₂ B ₁ B ₀	→ Sfr-offset →
	CY,/sfr,bit	·	0 1 0 1 1 B ₂ B ₁ B ₀	Sfr-offset -
	CY, A.bit	0 0 1 1	0 1 0 0 1 B ₂ B ₁ B ₀	
OR 1	CY,/A.bit		0 1 0 1 1 B ₂ B ₁ B ₀	
ORI	CY, X.bit		0 1 0 0 0 B ₂ B ₁ B ₀	
	CY,/X.bit		0 1 0 1 0 B ₂ B ₁ B ₀	
	CY, PSWH.bit	0 0 1 0	0 1 0 0 1 B ₂ B ₁ B ₀	
	CY,/PSWH.bit		0 1 0 1 1 B ₂ B ₁ B ₀	
	CY,/PSWL.bit		0 1 0 0 0 B ₂ B ₁ B ₀	
	CY,/PSWL.bit		0 1 0 1 0 B ₂ B ₁ B ₀	
	CY, saddr.bit	0 0 0 0 1 0 0 0	0 1 1 0 0 B ₂ B ₁ B ₀	- Saddr-offset
	CY, sfr.bit	1 0 0 0	1 B ₂ B ₁ B ₀	- Sfr-offset -
XOR1	CY, A.bit	0 0 1 1	1 B ₂ B ₁ B ₀	
AORI	CY, X.bit	0 0 1 1	0 B ₂ B ₁ B ₀	
	CY, PSWH.bit	0 0 1 0	1 B ₂ B ₁ B ₀	
	CY, PSWL.bit	0 0 1 0	0 B ₂ B ₁ B ₀	
	saddr.bit	1 0 1 1 0 B ₂ B ₁ B ₀	- Saddr-offset -	
	sfr.bit	0 0 0 0 1 0 0 0	1 0 0 0 1 B ₂ B ₁ B ₀	- Sfr-offset -
	A.bit	0 0 1 1	1 B ₂ B ₁ B ₀	
SET1	X.bit	0 0 1 1	0 B ₂ B ₁ B ₀	
	PSWH.bit	0 0 1 0	1 B ₂ B ₁ B ₀	
	PSWL.bit	0 0 1 0	0 B ₂ B ₁ B ₀	
	CY	0 1 0 0 0 0 0 1		
	saddr.bit	1 0 1 0 0 B ₂ B ₁ B ₀	- Saddr-offset -	
Ì	sfr.bit	0 0 0 0 1 0 0 0	1 0 0 1 1 B ₂ B ₁ B ₀	Sfr-offset
	A.bit	0 0 1 1	1 B ₂ B ₁ B ₀	
CLR1	X.bit	0 0 1 1	0 B ₂ B ₁ B ₀	
	PSWH.bit	0 0 1 0	0 B ₂ B ₁ B ₀	
	PSWL.bit	0 0 1 0	0 B ₂ B ₁ B ₀	
	СУ	0 1 0 0 0 0 0 0		

										C)pe:	rat	io	n c	od	8					
Mnemonic	Operands					B1								B2	:					В3	
						B4								BS	;						
	saddr.bit	0	0	0	0	1	0	0	0	0	1	1		1	0	B ₂	В,	Во	-	Saddr-offs	et -
	sfr.bit					1	0	0	0						1	B ₂	В,	Во	-	Sfr-offset	-
	A.bit					0	0	1	1						1	B ₂	В	Во			
NOT1	X.bit					0	0	1	1						0	B ₂	В,	Во			
	PSWH.bit					0	0	1	0						1	B ₂	В	Во		* *	
	PSWL.bit				-	0	0	1	0						0	В2	В	Во			
	CY	0	1	0	0	0	0	1	0										1		

(12) Call and return instruction: CALL, CALLF, CALLT, BRK, RET, RETB, RETI

											c	pe	re	ti	on (co	de	•								
Mnemonic	Operands					B1									В	2						-		I	33	
						B4									В:	5							••••			
	!addrl6	0	0	1	0	1	0	(0	0	-				Low	A	dd				-	Hi	gh	Ad	dr.	
CALL	rpl	0	0	0	0	0	1	- (0	1	0	1		0	1		1 (12	Q ₁	Q _O						
	[rpl]	0	0	0	0	0	1	(0	1	0	1		1	1		1 (2	Q ₁	Q_0						
CALLF	laddrl	1	0	0	1	0	-	-				f	a							_						
CALLT	[addr5]	1	1	1	-		ta		_	-																
BRK		0	1	0	1	1	1		ı	0																
RET		0	1	0	1	0	1)	 l	0																
RETB		0	1	0	1	1	1	1	l	1							•									
RETI		0	1	0	1	0	1	1		1																

(13) Stack handling instruction: PUSH, PUSHU, POP, POPU, MOVW, INCW, DECW

				-	•					O ₁	er	ati	on ·	code							
Mnemonic	Operands				1	31							В	2			,			В3	
					1	34							В	5				-			
	sfrp	0	0	0	0	0	1	1	1	1	1	0	1	1	0	0	ı	-	Sfr	-offset	-
PUSH	post	0	0	1	1	0	1	0	1	-		P	ost	Byt	e		-				
	PSW	0	1	0	0	1	0	0	1												
PUSHU	post	0	0	1	1	0	1	1	1	-		P	ost	Вус	e		_				
	sfrp	0	0	0	0	0	1	1	1	1	1	0	1	1	0	0	1	-	Sfr	-offset	
POP	post	0	0	1	1	0	1	0	0			P	ost	Byt	e		_				
	PSW	0	1	0	0	1	0	0	0												
РОРИ	post	0	0	1	1	0	1	1	0	-		P	ost	Byt	e						
	SP, #word	0	0	0	0	1	0	1	1	1	1	1	1	1	1	0	0	-	Lo	w Byte	-
MOVW	or, pword	-			High	n By	te														
1104#	SP, AX	0	0	0	1	0	0	1	1	1	1	1	1	1	1	0	0				-
	AX, SP	0	0	0	1	0	0	0	1	1	1	1	1	1	1	0	0				
INCW	SP	0	0	0	0	0	l	0	1	1	1	0	0	1	0	0	0				
DECW	SP	0	0	0	0	0	1	0	1	1	1	0	0	1	0	0	1				

(14) Special instruction: CHKL, CHKLA

											Op	era	tio	1 00	de					
Mnemonic	Operands					B 1]	32					В3	
			, ,			B4]	35						
CHKT	sfr	0	0	0	0	0	1	1	1	1	1	0	0	1	0	0	0	-	Sfr-offset	-
CHKLA	sfr	0	0	0	0	0	1	1	1	1	1	0	0	1	0	0	1	-	Sfr-offset	-

(15) Unconditional branch instruction: BR

											Op	eration		de					
Mnemonic	Operands					Bl						E	32					В3	
						В4						Е	35						
	laddrl6	0	0	1	0	1	1	0	0	-		Low Ad	dr.			-	High	Addr.	-
BR	rpl	0	0	0	0	0	1	0	· 1	0	1	0 0	1 (Q ₂ Q	1 Q ₀				
J.	[rpl]	0	0	0	0	0	1	0	1	0	1	1 0	1 (Q ₂ Q	1 Q ₀				
	\$addrl6	0	0	0	1	0	1	0	0	_		jdisp)						

(16) Conditional branch instruction: BC, BL, BNC, BNL, BZ, BE, BNZ, BNE, BV, BPE, BNV, BPO, BN, BP, BGT, BGE, BLT, BLE, BH, BNH, BT, BF, BRCLR, BFSET, DBNZ (1/2)

		-	_							Оре	rat	tio	1 00	de						
Mnemonic	Operands				В	1							B2						В3	
					В	4							В5							
ВС	0 . 11.16	•	_	^		^	^	_						_						
BL	\$ addr16	1	U	0	O	0	0	1	1	-			jdis	P		-	-			
BNC	\$ addrl6	1	_	0	_	_	0	,	0		•									
BNL	3 addrib				U								jdis	Р						
BZ	\$ addrl6	1	0	0	0	0	0	^	1				jdis	_				•		
BE	\$ audrio								•				Jurs	Р						
BNZ	\$ addrl6	1	0	0	0	0	0	0	0	_			jdis	_		_				1
BNE	y additio	•]413	ν						
BV	S addrl6	1	0	0	0	٥	1	0	1				jdis	n		_				ł
BPE	Vaddiis	_					•		•				Jurs	P						
BNV	\$ addrl6	1	0	0	0	0	1	0	0				jdis							
вро	V addito	•			•		•		_]423	۲						
BN	\$ addrl6	1	0	0	0	0	1	1	1	-			jdis	P		-	-			
BP	\$ addrl6	1	0	0	0	0	1	1	0				jdis	p		-	-			
BGT	\$ addrl6	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	1	-	jdisp	_
BGE	\$ addrl6	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	1	-	jdisp	_
BLT	\$ addrl6	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	-	jdisp	-
BLE	\$ addrl6	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	-	jdisp	
ВН	\$ addrl6	0	0	0	0	0	ì	1	1	1	1	1	1	1	1	0	1	-	jdisp	
BNH	\$ addrl6	0	٥	0	0	0	1	1	1	1	1	1	1	1	1	0	0	-	jdisp	_
	saddr.bit, \$addr16	0	1	1	1	0	B ₂	B ₁	В ₀	-	s	add	r-of	fse	st.	•			jdisp	-
	sfr.bit, \$addrl6	0	0	0	0	1	0	0	0	1	0	1	1	1	B ₂	B ₁	Во		Sfr-offset	-
BT	Jaudi 10	-	•	j	dis	P			-											
	A.bit, \$addrl6	0	0	0	0	0	0	1	1	1	0	1	1	1	В ₂	B ₁	Во	_	jdisp	-
	X.bit, \$addrl6	0	0	0	0	0	0	1	1	1	0	1	1	0	B ₂	В ₁	Во		jdisp	-
	PSWH.bit,\$addrl6	0	0	0	0	0	0	1	0	1	0	1	1	1	B ₂	B ₁	Во	-	jdisp	-
	PSWH.bit,\$addrl6	0	0	0	0	0	0	1	٥	1	0	1	1	0	B ₂	B ₁	Bo	-	jdisp	_
BF	saddr.bit, \$addr16	0	0	0	0	1	0	0	0	1	0	1	0	0	B ₂	B ₁	B ₀	-	Saddr-offset	: -
Br	QAGGE EO	-	•		jdis	P			_											

		L									(Ope	rati	on o	od	e					
Mnemonic	Operands					B1								В2						В3	
						В4								В5							
	sfr.bit, \$addrl6	0	0				. 0	1	0 0	1	0)]	1 0	1	В	2 E	1	B ₀	- -	Sfr-offset	
BF	A.bit, \$addrl6	0	- 		jdi:					- -					_						
	X.bit, \$addrl6	╀			0					+			. 0				-	\dashv		jdisp	
		┼-											. 0		В2	_	<u> </u>	_		jdisp	
	PSWH.bit,\$addrl6	+								+			0							jdisp	
	PSWL.bit,\$addr16	-								+			0				_				
	saddr.bit, \$addr16	0	0	0	0	1	0	0	0	1	1	0	1	0	B ₂	В	1 E	0	-	Saddr-offset	
		-			jdis	p			-												
	sfr.bir, \$addrl6	0	0	0	0	0	1	0	0	0	1	1	0	1	В ₂	В	В	0		Sfr-offset	-
BTCLR		-		:	jdis	p															•
	A.bit, \$addrl6	0	0	0	0	0	0	1	1	1	1	0	1	1	В2	В	В	0	-	jdisp	
	X.bit, \$addr16	0	0	0	0	0	0	1	1	1	1	0	1	0	B ₂	В ₁	В	0 -		jdisp	
	PSWH.bit,\$addr16	0	0	0	0	0	0	1	0	1	1	0	1	1	В ₂	В,	В	0 -	-	jdisp	_
	PSWL.bit, Saddrl6	0	0	0	0	0	0	1	0	1	1	0	1	0	B ₂	B ₁	В	, -		jdisp	
	saddr.bit,			0									0					+	<u> </u>	Saddr-offset	
	\$addrl6	_		j	disp	 -			_									+			
	sfr.bit, \$addr16	0	0	0	0	1	0	0	0	1	1	0	0	1	B ₂	в ₁	В	, -	-	Sfr-offset	
FSET				j	disp				-				_								
	A.bit, \$addr16	0	0	0	0	0	0	1	1	1	1	0	0	1 1	3 ₂	В1	Во	 		jdisp	-
	X.bit, \$addr16	0	0	0	0	0	0	1	1	1	1	0	0	0 1	32	B ₁	Во	-	-	jdisp	_
	PSWH.bit,\$addrl6	0	0	0	0	0	0	1	0	1	1	0	0	1 E	32	В ₁	Во	-	-	jdisp	_
	PSWL.bit,\$addrl6	0	0	0	0	0	0	1	0	1	1	0	0	0 E	2	В ₁	B ₀	-	-	jdisp	_
	r2, \$addr16	0	0	1	1	0	0	1	c _o	 -			jdis			<u> </u>	_	\dagger			
BNZ	saddr, Saddrl6		0	1	1	1	0	,	,				ir-oi				_	\vdash		jdisp	

(17) Context switching instruction: BRKCS, RETCS, RETCSB

			_								ΟĮ	er	atio	n c	ode				· · · · · · · · · · · · · · · · · · ·	
Mnemonic	Operands					B 1								B2		-			В3	
						B4				Γ				B5						
BRKCS	RBn	0	0	0	0	0	1	0	1	1	1	0	1	1	N ₂	N ₁	No			
RETCS	!addrl6	0	0	1	0	1	0	0	1	-			Low	Ad	dr.		_	-	High-Addr.	
RETCSB	faddrl6	0	0	0	0	1	0	0	1	1	1	1	0	0	0	0	0	-	Low-Addr.	
REICSD	INGGLTO	-	_	l	High	Add	ι.		_											

(18) String manipulation instruction: MOVM, MOVBK, XCHM, XCHBK, CMPME, CMPBKE, CMPMNE, CMPBKNE, CMPMC, CMPBKC, CMPMNC, CMPBKNC

			~								Op	era	tion	2 00	de			
Mnemonic	Operands				1	B1							1	32				В3
					ì	B4							1	35				
MOVM	[DE+], A	0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	
HOVH	[DE-], A	0	0	0	1	0	1	0	1	0	0	0	1	0	0	0	0	
MOVBK	[DE+], [HL+]	0	0	0	1	0	1	0	1	0	0	1	0	0	0	0	0	
MOARK	[DE-], [HL-]	0	0	0	1	0	1	0	1	0	0	1	1	0	0	0	0	
XCHM	[DE+], A	0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	1	·
ACIM	[DE-], A	0	0	0	1	0	1	0	1	0	0	0	1	0	0	0	1	
VOUDT	[DE+], [HL+]	0	0	0	1	0	ı	0	1	0	0	1	0	0	0	0	1	
XCHBK	[DE-], [HL-]	0	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	
	[DE+], A	0	0	0	1	0	1	0	1	0	0	0	0	0	1	0	0	
CMPME	[DE-], A	0	0	0	1	0	1	0	1	0	0	0	1	0	1	0	0	
WWDAL	(DE+], [HL+]	0	0	0	1	0	1	0	1	0	0	1	0	0	1	0	0	
CMPBKE	(DE-), (HL-)	0	0	0	1	0	1	0	1	0	0	1	1	0	1	0	0	
mmore.	[DE+], A	0	0	0	1	0	1	0	1	0	0	0	0	0	1	0	1	
CMPMNE	[DE-], A	0	0	0	1	0	1	0	1	0	0	0	1	0	1	0	1	
CMPBKNE	[DE+], [HL+]	0	0	0	1	0	1	0	1	0	0	1	0	0	1	0	1	
CMPBKNE	(DE-], [HL-]	0	0	0	1	0	1	0	1	0	0	1	1	0	1	0	1	
CMPMC	{DE+}, A	0	0	0	1	0	1	0	1	0	0	0	0	0	1	1	1	
CMPMC	[DE-], A	0	0	0	1	0	1	0	1	0	0	0	1	0	1	1	1	
CI CI DE C	[DE+], [HL+]	0	0	0	1	0	1	0	1	0	0	1	0	0	1	1	1	
CMPBKC	[DE-], [HL-]	0	0	0	1	0	1	0	ı	0	0	1	1	0	1	1	1	
cimiolo.	[DE+], [HL+]	0	0	0	1	0	1	0	1	0	0	0	0	0	1	1	0	
CMPMNC	[DE-], [HL-]	0	0	0	1	0	1	0	1	0	0	0	1	0	1	1	0	
CODENC	[DE+], [HL+]	0	0	0	1	0	1	0	1	0	0	1	0	0	1	1	0	
CMPBKNC	[DE-], [HL-]	0	0	0	1	0	1	0	1	0	0	1	1	0	1	1	0	

(19) CPU control instruction: MOV, SWRS, SEL, NOP, EI, DI

											OĮ	pera	atio	on o	200	ie					
Mnemonic	Operands					B1								В2						В3	
						В4								В5							
	STBC, #byte	0	0	0	0	1	0	0	1	1	1	0	0	()	0	0	0	-	Data	-
MOV	Sibo, Fbyte	-	•		Dar	ta							_								
TIOV	WDM, #byte	0	0	0	0	1	0	0	1	1	1	0	0	C)	0	0	0	-	Data	
	wort, Foyce	-	•		Dat	ta.			_												
SWRS		0	1	0	0	0	0	1	1						•					-	
SEL	RBn	0	0	0	0	0	1	0	1	1	0	1	0	1	N	2	N ₁	N _O			
SEL	RBn, ALT	0	0	0	0	0	0	0	0	1	0	1	1	1	N	2	N ₁	N _O			
NOP		0	0	0	0	0	0	0	0			•									
EI		0	1	0	0	1	0	1	1												
DI		0	1	0	0	1	0	ı	0		-										

18.3 Instruction Clocks

18.3.1 Explanation of column of clocks

(1) Conditions to calculate number of execution clocks

The conditions to calculate the number of instruction execution clocks under the column of Clocks are as follows:

- (a) Sufficient operation codes are always entered in an instruction queue, and when EXU requires an operation code, the operation code can be immediately read.
- (b) The stack pointer points to main RAM (FEOOH-FEFFH).
- (c) Addresses indicated by using mem, !addr16,
 [saddrp], [DE+], [DE-], [HL+], [HL-], and [rpl]
 point to main RAM (FE00H-FEFFH).
- (d) Only the number of microprogram execution clocks at EXU is counted (the time required from clearing the instruction queue to reading the operation code at the branch destination when a branch is taken during execution of an instruction such as BR, CALL, RET, BRK, or RETI or interrupt service is not contained).

The number of instruction execution clocks is a value calculated by assuming these conditions. Thus, the actual number of clocks when a program is executed may be greater than that listed under the column of Clocks. The reason why it is greater is described below:

(a) When operation code is read from instruction queue

When EXU reads an operation code, if the instruc-

tion queue does not contain any operation code, EXU waits until an operation code is entered in the instruction queue. Particularly, if branch processing occurs, the instruction queue becomes empty from once clearing the instruction queue to reading the operation code at the branch destination, EXU always enters the wait state.

- (b) When data in memory other than main RAM is referenced
 - When data is read EXU waits from BCU starting a bus cycle to completing data read.
 - 2) When data is written

 If EXU issues a data write request to BCU, it

can immediately execute the next instruction. However, since BCU cannot acknowledge another processing request occurring from EXU during data write processing execution, EXU enters the wait state (in which it cannot perform memory reference other than main RAM, SFR reference, or branch processing) until BCU terminates write processing.

Particularly, when the instruction queue does not contain any, operation code fetch takes precedence over in write processing into external memory or peripheral RAM, thus when a write bus cycle is to be started cannot be specified. Therefore, when EXU enters the wait state cannot be specified due to timing contention with write processing.

3 Contention between memory reference other than main RAM or branch processing and operation code fetch

When EXU issues a request for memory reference other than main RAM or for branch processing to BCU, if BCU executes a bus cycle of operation code fetch, the memory reference or branch

processing request is not acknowledged until BCU terminates the operation code fetch bus cycle; EXU enters the wait state.

(2) Classification of column of clocks

The number of instruction clocks varies depending on the memory area accessed or to which a branch is taken by the instruction.

• Internal ROM: At internal ROM fetch

• IRAM: When internal dual port RAM (0FE00H-0FEFFH) is accessed

• PRAM: When internal RAM area other than IRAM is accessed

• SFR: When special function register is accessed

• EMEM: When external memory is accessed

(3) n under column of Clocks

- Shift and rotate instructions: Number of shift bits.
- Stack handling instruction: Number of saved/restored registers.
- String manipulation instruction: Number of times a given instruction is executed until the condition is satisfied and an exit is made from loop.
- (4) "/" under column of Clocks
 - "/": a/b means a or b

18.3.2 Clock list

(1) 8-bit data transfer instruction: MOV, XCH

				Clo	cks		
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
	rl, #byte	2		2		_	
	saddr, #byte	3		3		6]
	sfr ^(Note) , #byte	3			Ĭ		6
	r, rl	2		3		•	
	A, rl	1		2			
	A, saddr	2		3	<u> </u>	6	1 —
	saddr, A	2					
	saddr, saddr	3		4]	10]
	A, sfr	2				6	6
	sfr, A	2		-	<u> </u> 		"
MOV	A, mem	1-4	(See deta	:1 for	table 10	6 1 / 0	2/91
MOV	mem, A	1-4	(See deta	ill for	capie ic	3-0 I/O,	2/0)
	A, [saddrp]	2		6		9	9
	[saddrp], A	2		4		7	7
	A, laddrl6,	4	6	6	6	6	6
	laddrl6, A	4		5	5	5	5
	PSWL, #byte	3					
	PSWH, #byte	3					
	PSWL, A	2				6	
	PSWH, A	2					
	A, PSWL	2					
_	A, PSWH	2					
	A, rl	1		4			
	r, rl	2		"			_
	A, mem	2-4	(See det	ail for	table 1	8-6 3/8)
XCH	A, saddr	2		5		11	
	A, sfr	3		_		13	13
	A, [saddrp]	2		7		10	
	saddr, saddr	3		8		20	

Note: If STBC or WDM is described in sfr, the instruction becomes another dedicated instruction and the number of bytes and the number of clocks differ from those listed here.

(2) 16-bit data transfer instruction: MOVW, XCHW

				Clo	cks		
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
	rpl, #word	3		3		-	
	saddrp, #word	4		4		7	
	sfrp, #word	4				4	-
	rp, rpl	2					-
	AX, saddrp	2		3	-		<u> </u>
	saddrp, AX	2				6	
MOVW	saddrp, saddrp	2		4		10	•
	AX, sfrp	2					.
	sfrp, AX	2		_		6	
	rpl, !addr16	4	7	7	7	7	7
	!addr16, rpl	4		5	5	5	5
	AX, mem	2-4	(Soo do	h-:1 6	4.17.	0 6 1 10	
	mem, AX	2-4	(See de	tail for	rapre 1	.8-6 4/8	, 5/8)
	AX, saddrp	2		5		11	
	AX, sfrp	3				13	
XCHW	saddrp, saddrp	3		8		20	_
	rp, rpl	2		4		_	
	AX, mem	2-4	(See de	tail for	table 1	.8-6 6/8)

(3) 8-bit arithmetic and logical instruction: ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP (1/2)

				Clo	cks		
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
	A, #byte	2		2		-	
	saddr, #byte	3		4		10	-
	sfr, #byte	4				12	12
·	r, rl	2	 	3		_	
ADD	A, saddr	2		4		7	—
	A, sfr	3				9	9
	saddr, saddr	3		5		14	
	A, mem	2-4	/Saa da	tail fam	4.a.b.1.a	10 6 7/0	0/01
	mem, A	2-4	- (see de	call for	tabre	18-6 7/8	, 0/0)
	A, #byte	2		2		T -	
	saddr, #byte	3		4		10]
	sfr, #byte	4]	-		12	12
	r, rl	2	Ī —	3		_	
ADDC	A, saddr	2]	4		7]
	A, sfr	3	7			9	9
	saddr, saddr	3	7	5		14	
	A, mem	2-4	(Soo do	+a:1 fa=	tabla	18-6 7/8	0/01
	mem, A	2-4	(see de	call lor	Labre	10-0 //0	, 0/0/
	A, #byte	2		2			
	saddr, #byte	3		4		10	
	sfr, #byte	4				12	12
	r, rl	2] — [3		_	
SUB	A, saddr	2]	4		7	_
	A, sfr	3				9	9
	saddr, saddr	3	1	5		14	
	A, mem	2-4	(Soo do	tail for	table	10 6 7/0	0/01
	mem, A	2-4	(see de	call IOI	Cable .	18-6 7/8	, 0/0/
	A, #byte	2		2		_	
	saddr, #byte	3] [4		10	
	sfr, #byte	4	1	_		12	12
	r, rl	2] [3			
SUBC	A, saddr	2		4		7	
	A, sfr	3]	_		9	9
	saddr, saddr	3]	5		14	
	A, mem	2-4	10 1		4.h1.	10 6 7/0	0/01
	mem, A	2-4	(See de	tall for	cabre .	18-6 7/8	, 8/8)

y -1.							(2/2
Mnemonic	Operands	Protoc		Clo	cks		,
THEMOUTE	operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
	A, #byte	2		2		_	
	saddr, #byte	3		4		10	
	sfr, #byte	4				12	12
	r, rl	2	1 —	3			
AND	A, saddr	2		4		7	
	A, sfr	3		_		9	9
	saddr, saddr	3	7	5		14	
	A, mem	2-4					
	mem, A	2-4	- (See de	tail for	table :	18-6 7/8	, 8/8)
	A, #byte	2		2			
	saddr, #byte	3	1	4		10	
	sfr, #byte	4	1	_		12	12
	r, rl	2	1 [3	_		
OR	A, saddr	2		4		7	_
	A, sfr	3				9	9
	saddr, saddr	3	_	5		14	
	A, mem	2-4					
	mem, A	2-4	- (See de	tail for	table :	18-6 7/8	, 8/8)
	A, #byte	2	1	2	_		···
	saddr, #byte	3		4		10	
	sfr, #byte	4				12	12
	r, rl	2	 	3			
XOR	A, saddr	2	1	4		7	
	A, sfr	3	1			9	9
	saddr, saddr	3	1	5		14	
	A, mem	2-4	/0			1	
	mem, A	2-4	(See de	tail for	table :	18-6 7/8	, 8/8)
	A, #byte	2		2			
	saddr, #byte	3	1	4		7	
	sfr, #byte	4	1			9	9
	r, rl	2		3			- ·
CMP	A, saddr	2		4		7	_
	A, sfr	3				9	9
	saddr, saddr	3		5		11	
	A, mem	2-4	1000 4-			10 6 -1-	
	mem, A	2-4	(see de	tail for	table :	L8-6 7/8	, 8/8)

(4) 16-bit arithmetic and logical instruction: ADDW, SUBW, CMPW

				Clo	ocks		
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
	AX, #word	3		3			
	saddrp, #word	4		5		11	
	sfrp, #word	5				13	
ADDW	rp, rpl	2		3			<u> </u>
	AX, saddrp	2		4		7	
	AX, sfrp	3		_		12	
	saddrp, saddrp	3		5		14	
	AX, #word	3		3			
	saddrp, #word	4		5		11	:
	sfrp, #word	5				13	
SUBW	rp, rpl	2		3			_
	AX, saddrp	2		4		7	
	AX, sfrp	3				12	
	saddrp, saddrp	3		5		14	
	AX, #word	3		3			
	saddrp, #word	4		5		8	
	sfrp, #word	5				10	
CMPW	rp, rpl	2		3			<u> </u>
	AX, saddrp	2		4		7	
	AX, sfrp	3				9	
	saddrp, saddrp	3		5		11	

(5) Multiplication and Division instruction: MULU, DIVUW, MULUW, DIVUX

	Operands		Clocks					
Mnemonic		Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM	
MULU	rl	2	-	14	<u> </u>		_	
DIVUW	rl	2		23				
MULUW	rpl	2		22				
DIVUX	rpl	2	_	43			_	

(6) Signed multiplication instruction: MULW

Mnemonic Operands	_		Clocks				
	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM	
MULW	rpl	2	(See	detail f	or table	18-6 8	3/8)

(7) Increment and decrement instruction: INC, DEC, INCW, DECW

			Clocks					
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM	
INC	rl	1		2				
INC	saddr	2	_	3		9	i	
DEC rl	rl	1		2		_		
DEC	saddr	2	<u> </u>	3		9		
INCW	rp2	1		2				
INCW	saddrp	3		4	_	10	_	
DECW	rp2	1		2				
DECM	saddrp	3] -	4		10	_	

(8) Shift rotate instruction: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

	_		Clocks					
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM	
ROR	rl, n	2	_	6+n				
ROL	rl, n	2		6+n				
RORC	rl, n	2	_	6+n			_	
ROLC	rl, n	2	_	6+n		_	_	
SHR	rl, n	2	_	6+n			_	
SHL	rpl, n	2		6+n				
SHRW	rpl, n	2	_	6+n	_	-		
ROR4	[rpl]	2		8	_			
ROL4	[rpl]	2		8		-		

(9) BCD adjustment instruction: ADJBA, ADJBS

	Mnomonia Onomonia		Clocks				
Mnemonic Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	ЕМЕМ	
ADJBA		2		5			_
ADJBS		2		5			

(10) Data conversion instruction: CVTBW

			Clocks					
Mnemonic Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM		
CVTBW		1		3		_	_	

(11) Bit manipulation instruction: MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1

(1/2)

		<u> </u>		Clo	cks		
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
	CY, saddr.bit	3		6		_	
	CY, sfr.bit	3		_		9	9
	CY, A.bit	2	1				
	CY, X.bit	2]	6			
	CY, PSWH.bit	2	1				<u> </u>
MOV1	CY, PSWL.bit	2] .	_		6	
MOVI	saddr.bit, CY	3	_	5		11	
	sfr.bit, CY	3	1			8	8
	A.bit, CY	2	7	-,			
	X.bit, CY	2		7		-	
	PXWH.bit, CY	2					_
	PSWL.bit, CY	2	1		•	8	
	CY, saddr.bit	3					
	CY, /saddr.bit	3]	6		_	
	CY, sfr.bit	3	1			9	
	CY, /sfr.bit	3					9
	CY, A.bit	2					
AND1	CY, /A.bit	2		6	_		
ANDI	CY, /X.bit	2					
	CY, X.bit	2					
	CY, PSWH.bit	2]				i —
	CY, /PSWH.bit	2	1			_	
	CY, PSWL.bit	2	7			6	
	CY, /PSWL.bit	2					
	CY, saddr.bit	3					
	CY, /saddr.bit	3		6			_
	CY, sfr.bit	3				9	_
	CY, /sfr.bit	3]			:	9
	CY, A.bit	2					
ORI	CY, /A.bit	2		_			
OR1	CY, X.bit	2	_	6			
	CY, /X.bit	2					
	CY, PSWH.bit	2			;		1 —
	CY,/PSWH.bit 2						
	CY, PSWL.bit	2		_		6	
	CY, /PSWL.bit	2					

				C1o	cks		
Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
	CY, saddr.bit	3		6			
	CY, sfr.bit	3	-	_		9	9
YOD1	CY, A.bit	2		6			
XOR1	CY, X.bit	2] —	6			
	CY, PSWH.bit	2				6	
	CY, PSWL.bit	2 ·				6	
	saddr.bit, CY	2		4		10	
	sfr.bit, CY	3				11	11
	A.bit	2		6			
SET1	X.bit	2] -	0 .			
	PXWH.bit	2				7	_
	PSWL.bit	2	_				
	СУ	1				2	
	saddr.bit	2		4		10	_
	sfr.bit	3				11	11
	A.bit	2]	6			
CLR1	X.bit	2] –	6	—		
	PSWH.bit	2				7	
	PSWL.bit	2				,	
	CY	1				2	
	saddr.bit	3		5		11	
	sfr.bit	3				11	11
NOT1	A.bit	2		c		_	
	X.bit	2] —	6			
	PSWH.bit	2				7	<u> </u>
	PSWL.bit	2				′	
	CY	1				2	

(12) Call and return instructions: CALL, CALLF, CALLT, BRK, RET, RETB, RETI

Mnemonic	Operands	Bytes	Clocks	
	!addr16	3	6	
CALL	rpl	2	7	
	[rpl]	2	10	
CALLF	!addrl1	2	6	
CALLT	[addr5]	1	15	
BRK		1	17	
RET		1	6	
RETB		1	10	
RETI		1	10	

(13) Stack handling instructions: PUSH, PUSHU, POP, POPU, MOVW, INCW, DECW

Mnemonic	Operands	Bytes	Clocks	
	sfrp	3	10	
PUSH	post	2	3+4c ₁ +6n	
	PSW	1	3	
PUSHU	post	2	4+4c ₁ +6n	
	sfrp	3	9	
POP	post	2	3+4c ₂ +7n	
	PSW	1	5	
POPU	post	2	5+4c ₂ +7n	
	SP, #word	4	5	
MOVW	SP, AX	2	4	
,	AX, SP	2	4	
INCW	SP	2	4	
DECW	AX, SP	2	4	

Remarks: n, c1, and c2 in PUSH, PUSHU, POP, and POPU post instructions denote the following values:

n: Number of registers described as post

C₁: Number of "0" bits to the left of "1" nearest to LSB within post bit pattern

c2: Number of "0" bits to the right of "1" nearest to MSB within post bit pattern

Example: post=00010100 (specify RP2 and RP4) C_1 =4, C_2 =3, n=2 post=00110000 (specify RP4 and RP5) C_1 =2, C_2 =4, n=2

(14) Special instruction: CHKL, CHKLA

Mnemonic	Operands	Bytes	Clocks	
CHKL	sfr	3	12	
CHKLA	sfr	3	12	· - · · ·

(15) Unconditional branch instruction: BR

Mnemonic	Operands	Bytes	Clocks	
	!addr16	3	4	
BR	rpl	2	4	
DK	[rpl]	2 8		
	\$addr16	2	4	

(16) Conditional branch instruction: BC, BL, BNC, BNL, BZ, BE, BNZ, BNE, BV, BPE, BNV, BPO, BN, BP, BGT, BGE, BLT, BLE, BH, BNH, BT, BF, BTCLR, BFSET, DBNZ (1/2)

Mnemonic	Operands	Bytes	Clocks
вс	\$addr16	2	,
BL	şaddi 10	2	4
BNC	\$addr16	2	,
BNL	şaddi 10	2	4
BZ	\$addr16	2	4
BE	Çaddi 10	2 .	4
BNZ	\$addr16	2	4
BNE	Quadi 10	2	4
BV	\$addr16	2	4
BPE	Quadrio .	L	
BNV	\$addr16	ddr16 2	4
вро		2	*
BN	\$addr16	2	4
ВР	\$addr16	2	4
BGT	\$addr16	3	5
BGE	\$addr16	3	5
BLT	\$addr16	3	5
BLE	\$addr16	3	5
вн	\$addr16	3	5
BNH	\$addr16	3	5

					Clock	s	,	
Mnemonic	Operands	Bytes		In-line	•]	Branch	
			IRAM	SFR	ЕМЕМ	IRAM	SFR	EMEM
	saddr.bit, \$addr16	3	7	10		7	10	
	sfr.bit, \$addr16	4		8	8		8	8
ВТ	A.bit, \$addr16	3	٥			8		
PI	X.bit, \$addr16	3	8			o o		
	PSWH.bit, \$addr16	3		8			8	
	PSWL.bit, \$addr16	3		8			•	
	saddr.bit, \$addr16	4	7	10	_	7	10	_
	sfr.bit, \$addr16	4		8	8		8	8
BF	A.bit, \$addr16	3	8			8		
Dr	X.bit, \$addr16	3	0			•		
	PSWH.bit, \$addr16	3]		8	
	PSWL.bit, \$addr16	3		8		"		
	saddr.bit, \$addr16	4	10	16		8	14	
	sfr.bit, \$addr16	4		10	10		8	8
pmar p	A.bit, \$addr16	3	1.0			8		
BTCLR	X.bit, \$addr16	3	10					
	PSWH.bit, \$addr16	3		10			8	
	PSWL.bit, \$addr16	3		10			0	
	saddr.bit, \$addr16	4	10	16		8	14	-
	sfr.bit, \$addr16	4		10	10	_	8	8
DECEM	A.bit, \$addr16	3	10			8		
BFSET	X.bit, \$addr16	3	10			0		
	PSWH.bit, \$addr16	3		10	-		o	
	PSWL.bit, \$addr16	3		10			8	
DDVI	r2, \$addr16	2	6			5		
DBNZ	saddr, \$addr16	3	7	13	-	6	12	

(17) Context switching instruction: BRKCS, RETCS, RETCSB

Mnemonic	Operands	Bytes	Clocks	
BRKCS	RBn	2	7	
RETCS	!addr16	3	5	
RETCSB	laddr16	4	5	

(18) String instruction: MOVM, MOVBK, XCHM, XCHBK, CMPME, CMPBKE, CMPMNE, CMPBKNE, CMPMC, CMPBKC, CMPMNC, CMPBKNC

Mnemonic	Operands	Bytes	Clocks
MOVM	[DE+], A	2	3+6n
PIOVPI	[DE-], A	2	3+6n
MOVBK	[DE+], [HL+]	2	3+10n
MOVDK	[DE-], [HL-]	2	3+10n
vem	[DE+], A	2	3+10n
XCHM	[DE-], A	2	3+10n
VOUDU	[DE+], [HL+]	2	3+16n
XCHBK	[DE-], [HL-]	2	3+16n
СМРМЕ	[DE+], A	2	3+10n
CMPME	[DE-], A	2	3+10n
CMPBKE	[DE+], [HL+]	2	3+13n
CMPDRE	[DE-], [HL-]	2	3+13n
CMPMNE	[DE+], A	2	3+10n
Criffine	[DE-], A	2	3+10n
CMPBKNE	[DE+], [HL+]	2	3+13n
CMPBRNE	[DE-], [HL-]	2	3+13n
СМРМС	[DE+], A	2	3+10n
CPIPPIC	[DE-], A	2	3+10n
СМРВКС	[DE+], [HL+]	2	3+13n
CPIP DKC	[DE-], [HL-]	2	3+13n
CMPMNC	[DE+], A	2	3+10n
CHIFFING	[DE-], A	2	3+10n
СМРВКИС	[DE+], [HL+]	2	3+13n
CHIPDKING	[DE-], [HL-]	2	3+13n

(19) CPU control instruction: MOV, SWRS, SEL, NOP, EI, DI

Mnemonic	Operands	Bytes	Clocks	
MON	STBC, #byte	4	11	
MOV	WDM, #byte	4	11	
SWRS		1	2	
SEL	RBn	2	3	
SEL	RBn, ALT	2	3	
NOP		1	2	
EI		1	3	
DI		1	3	

Table 18-6 Instruction Execution Cycle List (1/8)

Instruction						Clocks		
group	Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	emem
		A, [DE] A, [HL] A, [DE+] A, [HL+] A, [DE-] A, [HL-]	1	7+n	6	7+n	7+n	7+n
		A, [VP] A, [UP]	2	12+n	10	12+n	12+n	12+n
8-bit data transfer	MOV	A, [DE+A] A, (HL+A) A, (DE+B] A, (HL+B) A, (VP+DE) A, (VP+HL)	2	10+n	8	10+n	10+n	10+n
		A, [DE+byte] A, [HL+byte] A, [VP+byte] A, [UP+byte] A, [SP+byte]	3	10+n	8	10+n	10+n	7+n
		A, word[A] A, word[B] A, word[DE] A, word[HL]	4	11+n	9	11+n	11+n	li+n

Remarks: n is the number of wait states specified in the PWC register.

Table 18-6 Instruction Execution Cycle List (2/8)

						Clocks		
Instruction	Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM
		[DE], A [HL], A [DE+], A, [HL+], A [DE-], A [HL-], A	1	-	4	4	4	4
		[VP], A [UP], A	2	-	8	8	. 8	8
8-bit data transfer	MOV	[DE+A], A [HL+A], A [DE+B], A [HL+B], A [VP+DE], A [VP+HL], A	2	-	6	6	6	6
		[DE+byte], A [HL+byte], A [VP+byte], A [UP+byte], A [SP+byte], A	3	-	6	6	6	8
		word[A], A word[B], A word[DE], A word[HL], A	4	-	7	7	7	7

Table 18-6 Instruction Execution Cycle List (3/8)

					Clocks						
Instruction group	Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM			
		A, [DE] A, [HL] A, [DE+] A, [HL+] A, [DE-] A, [HL-] A, [VP] A, [UP]	2		11	13+n	13+n	13+n			
8-bit data transfer	хсн	A, [DE+A] A, [HL+A] A, [DE+B] A, [HL+B] A, [VP+DE] A, [VP+HL]	2	-	9	11+n	ll+n	11+n			
		A, [DE+byte] A, [HL+byte] A, [VP+byte] A, [UP+byte] A, [SP+byte]	3	-	9	11+n	11+n	11+n			
		A, word[A] A, word[B] A, word[DE] A, word[HL]	4	-	10	12+n	12+n	12+n			

Table 18-6 Instruction Execution Cycle List (4/8)

Instruction				Clocks						
group	Mnemonic	Operands	Bbytes	Internal ROM	IRAM	PRAM	SFR	EMEM		
		AX, [DE] AX, [HL] AX, [DE+] AX, [HL+] AX, [DE-] AX, [HL-] AX, [VP]	2	15+2n	10	15+2n	15+2n	15+2n		
16-bit data transfer	MOVW	AX, [DE+A] AX, [HL+A] AX, [DE+B] AX, [HL+B] AX, [VP+DE] AX, [VP+HL]	2	13+2n	8	13+2n	13+2n	13+2n		
		AX, [DE+byte] AX, [HL+byte] AX, [VP+byte] AX, [UP+byte] AX, [SP+byte]	3	13+2n	8	13+2n	13+2n	13+2n		
		AX, word[A] AX, word[B] AX, word[DE] AX, word[HL]	4	14+2n	9	14+2n	14+2n	14+2n		

Table 18-6 Instruction Execution Cycle List (5/8)

_			Bytes		Clocks						
Instruction group	Mnemonic	Operands		Internal ROM	IRAM	PRAM	SFR	EMEM			
l6-bit data transfer		[DE], AX [HL], AX [DE+], AX [HL+], AX [DE-], AX [HL-], AX [VP], AX	2	-	8	8	8	8			
	MOVW	[DE+A], AX [HL+A], AX [DE+B], AX [HL+B], AX [VP+DE], AX [VP+HL], AX	2	-	6	6	6	6			
		[DE+byte], AX [HL+byte], AX [VP+byte], AX [UP+byte], AX [SP+byte], AX	3	-	6	6	6	6			
		word[A], AX word[B], AX word[DE], AX word[HL], AX	4	-	. 7	7	7	7			

Table 18-6 Instruction Execution Cycle List (6/8)

Instruction					Clocks						
group	Mnemonic	Operands	bytes	Internal ROM	IRAM	PRAM	SFR	EMEM			
•		AX, [DE] AX, [HL] AX, [DE+] AX, [HL+] AX, [DE-] AX, [HL-] AX, [VP]	2	-	11	16+2n	16+2n	16+2n			
16-bit data transfer	XCHW	AX, [DE+A] AX, [HL+A] AX, [DE+B] AX, [HL+B] AX, [VP+DE] AX, [VP+HL]	2	-	9	14+2n	14+2n	14+2n			
		AX, [DE+byte] AX, [HL+byte] AX, [VP+byte] AX, [UP+byte] AX, [SP+byte]	3	-	9	14+2n	14+2n	14+2n			
		AX, word[A] AX, word[B] AX, word[DE] AX, word[HL]	4	-	10	15+2n	15+2n	15+2n			

Table 18-6 Instruction Execution Cycle List (7/8)

Instruction					Clocks						
group	Mnemonic	Operands	Bytes	Internal ROM	IRAM	PRAM	SFR	EMEM			
		A, [DE] A, [HL] A, [DE+] A, [HL+] A, [DE-] A, [HL-] A, [VP] A, [UP]	2	10+n	8	10+n	10+n	10+n			
8-bit arithmetic and logical	ADD ADDC SUB SUBC AND OR	A, [DE+A] A, [HL+A] A, [DE+B] A, [HL+B] A, [VP+DE] A, [VP+HL]	2	10+n	8	10+n	10+n	10+n			
	XOR CMP	A, [DE+byte] A, [HL+byte] A, [VP+byte] A, [UP+byte] A, [SP+byte]	3	10+n	8	10+n	10+n	10+n			
		A, word[A] A, word[B] A, word[DE] A, word[HL]	4	ll+n	9	11+n	11+n	11+n			

Table 18-6 Instruction Execution Cycle List (8/8)

Instruction			Bytes		Clocks						
group	Mnemonic	Operands		Internal ROM	IRAM	PRAM	SFR	EMEM			
		(DE], A [HL], A [DE+], A [HL+], A [DE-], A [HL-], A [VP], A	2	10+n	8	10+n	10+n	10+n			
8-bit arithmetic and logical	ADDC SUB SUBC AND OR XOR CMP	[DE+A], A {HL+A], A [DE+B], A {HL+B], A {VP+DE], A [VP+HL], A	2	10+n	8	10+n	10+n	10+n			
		[DE+byte], A [HL+byte], A [VP+byte], A [UP+byte], A [SP+byte], A	3	10+n	8	10+n	10+n	10+n			
		word[A], A word[B], A word[DE], A word[HL], A	4	ll+n	9	11+n	ll+n	11+n			

Signed multiplication instruction

Mnemonic			Clocks						
	Operands	Bytes	AX(+) rpl(+)	AX(-) rpl(-)	AX(+) rpl(-)	AX(-) rpl(+)			
MULW	rpl	2	24	27	28	28			


18.4 Instruction Address Addressing

The instruction address is determined by the program counter (PC) contents. Normally, each time one instruction is executed, automatically it is incremented by one for one byte according to the number of bytes of the fetched instruction. When an instruction involving a branch is executed, branch destination address information is set in the PC for a branch according to the addressing modes described below.

18.4.1 Relative addressing

The value resulting from adding 8-bit immediate data (displacement value: jdisp) of operation code to the top address of the following instruction is transferred to the program counter (PC) for a branch. The displacement value is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. The relative addressing is applied when a BR \$addrl6 instruction or conditional branch instruction is executed.

Fig. 18-2 Relative Addressing



18.4.2 Immediate addressing

Immediate data in instruction is transferred to the program counter (PC) for a branch. The immediate addressing is applied when a CALL !addrl6, BR !addrl6, or CALLF !addrl1 instruction is executed. When the CALLF !addrl1 instruction is executed, a branch is taken to a fixed area with the high-order 5-bit address determined.





Fig. 18-3 Immediate Addressing

18.4.3 Table indirect addressing

00001

The table contents of a specific location addressed by immediate data of the low-order five bits of operation code (branch destination address) are transferred to the program counter (PC) for a branch. The table indirect addressing is applied when a CALLT [addr5] instruction is executed.


Fig. 18-4 Table Indirect Addressing



18.4.4 Register addressing

The contents of the register pair (RPO-RP7) specified in instruction are transferred to the program counter (PC) for a branch. The register addressing is applied when a BR rpl or CALL rpl instruction is executed.


Fig. 18-5 Register Addressing




18.4.5 Register indirect addressing

The 2-byte data in the contiguous locations of memory addressed by the contents of the register pair (RPO-RP7) specified in instruction is transferred to the program counter (PC) for branch. The register indirect addressing is applied when a BR [rpl] or CALL [rpl] instruction is executed.

Fig. 18-6 Register Indirect Addressing





18.5 Operand Address Addressing

This section explains the addressing modes of registers, memory, etc., used as operands in instruction execution.

18.5.1 Register addressing

The general purpose register, specified by the register set selection flag (RSS) and the register specification code (Rn, Pn, or Qn) in instruction, in the register bank specified by the

register bank selection flag (RBSO-RBS2) is accessed as an oper-and.

The register addressing is applied when an instruction having any of the following operand formats is executed: (When an 8-bit register is specified, one of the eight 8-bit register is specified by setting the three bits of operation code or one of the 16 8-bit registers is specified by setting the four bits of operation code. When a 16-bit register pair is specified, one of the eight register pairs is specified by setting the three bits of operation code.)

Identifier	Description
TOGUETTTET	Describiton

r R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11 R12, R13, R14, R15

r1 R0, R1, R2, R3, R4, R5, R6, R7

r2 C, B

rp RPO, RP1, RP2, RP3, RP4, RP5, RP6, RP7

rp1 RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7

rp2 DE, HL, VP, UP

The function names (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, and UP) as well as the absolute names (R0-R15 and RP0-RP7) can be described in r, rl, rp, and rpl. See Tables 9-2 and 9-3 for the correspondence between the absolute and function names.

Example 1: MOV A, rl

Operation code
$$\begin{bmatrix} 1 & 1 & 0 & 1 & OR_2 & R_1 & R_0 \end{bmatrix}$$

To select the R2 register as rl, describe the instruction as follows: (The R2 register becomes C register when RSS=0.)

MOV A, R2

The operation code of the instruction is as follows:

Example 2: INCW rp2

To select the DE register pair as rp2, describe the instruction as follows:

INCW DE

The operation code of the instruction is as follows:


18.5.2 Immediate addressing

8-bit data or 16-bit data as an operand is contained in operation code. The immediate addressing is applied when an instruction having either of the following operands is executed:

Identifier Description


byte Label or 8-bit numeric value word Label or 16-bit numeric value

Example: ADD A, #byte



To adopt 77H as byte, describe the instruction as follows: ADD A, #77H

The operation code of this instruction is as follows:



18.5.3 Direct addressing

The memory to be handled is addressed by immediate data in instruction as operand address. The direct addressing is applied when an instruction having the following operand is executed:

Identifier

Description

addrl6

Label or 16-bit numeric value

Example: MOV A, !addr16

Operation code 0 0 0 1 0 1 1 1 1 1 0 0 0 Low Addr. High Addr.

To adopt FE00H as addrl6, describe the instruction as follows:

MOV A, !OFEOOH


The operation code of this instruction is as follows:

Operation code	e [0	0	0	0	1	0	0	1
		1	1	1	1	0	0	0	0
		0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0

18.5.4 Short direct addressing

Fixed space memory to be handled is addressed directly by 8-bit immediate addressing in instruction. The short direct addressing is applied to the 256-byte space of addresses FE20H-FF1FH, Internal RAM (short direct memory) is mapped in FE20H-FEFFH and the special function registers (SFRs) are mapped in FF00H-FF1FH. When the 8-bit immediate data is 20H-FFH, bit 8 of the effective address is set to 0; when 00H-1FH, bit 8 is set to 1.

Fig. 18-7 Short Direct Addressing



18-86

■ 6427525 0104682 387 **■**

The short direct addressing is applied when an instruction containing saddr or saddrp in the operand field is executed. When an instruction containing saddrp is executed, the 2-byte data at the memory location addressed by the effective address and the next memory location (data at even-odd addresses where the least significant bit of the effective address is ignored) is accessed.

Identifier

Description


saddr Label or numeric value in the range of

FE20H-FF1FH

saddrp Label or numeric value in the range of

FE20H-FF1EH (even number)


Example: MOV saddr, saddr



To adopt FE30H as saddr of the first operand and FE50H as saddr of the second operand, describe the instruction as follows:

MOV OFE20H, OFE50H

The operation code of this instruction is as follows:



18-87


18.5.5 Special function register (SFR) addressing

Special functions register (SFR) mapped in memory is addressed by 8-bit immediate data in instruction.

The SFR-mapped space to which the special function register addressing is applied is the 256-byte space of addresses FF00H-FFFFH. However, the SFRs mapped in FF00H-FF1FH are accessed by using not only the SFR addressing but also the short direct addressing.

Remarks: In the assembler package manufactured by NEC (RA78K/III), short direct addressing is automatically (forcibly) used for instructions for SFRs mapped in FF00H-FF1FH.

Fig. 18-8 Special Function Register Addressing



Identifier

Description


sfr

Special function register symbol

sfrp

Special function register symbol of special function register that can be handled in 16-bits units.


Example: MOV sfr, A



To specify PMO as sfr, describe the instruction as follows:

Example: MOV PMO, A

The operation code of this instruction is as follows:




18.5.6 Short direct memory indirect addressing

The memory to be handled is addressed by the 2-byte contents of the continuous short direct memory locations addressed by 8-bit immediate data in instruction.

The short direct memory indirect addressing is applied when are instruction having [saddrp] in the operand field is executed.

Fig. 18-9 Short Direct Memory Indirect Addressing



Identifier

Description

[saddrp] [label or numeric value in the range of FE20H-FF1FH (even value)]

Example: XCH A, [saddrp]

To adopt FEAOH as saddrp, describe the instruction as follows:

XCH A, [OFAOH]

The operation code of this instruction is as follows:

18.5.7 Register indirect addressing

The memory to be handled is addressed by the contents of the register pair, specified by the register set selection flag (FSS) and the register pair specification code in instruction, in the register bank specified by the register bank selection flag (RBS1-RBS2).

The register indirect addressing is applied when an instruction having any of the following operand formats is executed:

Identifier


Description

The register indirect addressing using register pair DE or HL provides the function which increments or decrements the register pair contents by one for the next addressing.


To use this function, enter [DE+], [HL+], [DE-], or [HL-] in mem in the operand field.

Example 1: MOV A, mem

Operation code: • When register indirect mode [DE], [HL], [DE+], [HL+], [DE-], or [HL-] is described in mem



 When any other register indirect mode than the above is described



18-91

To specify [DE] in mem, describe the instruction as follows:

MOV A, [DE]

The operation code of this instruction is as follows:

Operation code 0 1 0 1 1 1 0 0

Example 2: ROR4 [rpl]

Operation code 0 0 0 0 0 1 0 1 1 0 0 0 0 1 Q₂ Q₁ Q₀

To select RPO as rpl, describe the instruction as follows:

ROR4 [RPO]

The operation code of this instruction is as follows:

Operation code 0 0 0 0 0 1 0 1

1 0 0 0 1 0 0 0

Example 3: ADD A, mem

Operation code (when register indirect mode is described)

To specify [HL+] in mem, describe the instruction as follows:

ADD A, [HL+]

The operation code of this instruction is as follows:

18.5.8 Based addressing


The memory to be handled is addressed by the sum of the contents of the 16-bit register or register pair (DE, SP, HL, U or VP), specified by the register set selection flag (RSS) and the addressing code (mem) in instruction, in the register bank specified by the register bank selection flag (RBSO-RBS2) and the 8-bit immediate data given in the operand.

The based addressing is applied when an instruction having the following operand format is executed:

Identifier Description

mem [DE+byte], [SP+byte], [HL+byte], [UP+byte], [VP+byte]

Example: AND A, mem



To select the based addressing with the sum of the register pair VP contents and 10H as mem, describe the instruction as follows:

AND A, [VP+10H]

The operation code of this instruction is as follows:

Operation	code	0	0	0	0	0	1	1	0
		0	1	0	0	1	1	0	0
		0	0	0	1	0	0	0	0

18.5.9 Indexed addressing


The memory to be handled is addressed by the sum of the contents of the 8-bit register or 16-bit register pair (A, B, DE, or HL), specified by register set selection flag (RSS) and the addressing code (mem) in instruction, in the register bank specified by the register bank selection flag (RBSO-RBS2) and the 16-bit immediate data given in the operand.

The indexed addressing is applied when an instruction having the following operand format is executed:

Identifier Description

mem word[DE], word[A], word[HL], word[B]


Example: ADDC A, mem



To select the indexed addressing with the sum of the register pair DE contents and 4010H as mem, describe the instruction as follows:

ADDC A, 4010H[DE]

The operation code of this instruction is as follows:



18.5.10 Based indexed addressing

The memory to be handled is addressed by the sum of the contents of the 16-bit register (DE, HL, or VP) and 8-bit or 16-bit register (A, B, DE or HL), specified by the register set selection flag (RSS) and the addressing code (mem) in instruction, in the register bank specified by the register bank selection flag (RBS0-RBS2).

The based indexed addressing is applied when an instruction having the following operand format is executed:

Identifier

Description

Example: OR A, mem

To select the based indexed addressing with the sum of the register pair HL and register B contents as mem, describe the instruction as follows:

SUBC A, [HL+B]

The operation code of this instruction is as follows:

Operation	code	0	0	0	1	0	1	1	1
		0	0	1	1	1	0	1.	1

18.6 Explanation of Instructions

18.6.1 8-bit data transfer instructions

MOV rl, #byte

Function: rl --- byte byte=00H-FFH

Transfer the 8-bit immediate data specified in the second operand to the 8-bit register specified in the first operand.

Flag operation: No change

Description example: MOV R1, #4DH; Set 4DH in register R1.

MOV saddr, #byte

Function: (saddr) - byte saddr=FE20H-FF1FH byte=00H-FFH

Transfer the 8-bit immediate data specified in the second operand to the short direct memory addressed in the first operand.

Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation: No change

Description example: MOV 0FE40H, #40H; Store 40H in address FE40H.

MOV sfr, #byte

Function: sfr — byte byte=00H-FFH

Transfer the 8-bit immediate data specified in the second operand to the special function register sfr specified in the first operand.

Caution: If STBC or WDM is described as sfr, dedicated operation code different from that of the MOV sfr, #byte instruction is generated. (See 18.6.19)

Flag operation: No change

Description example: MOV PMO, #0H; Specify port 0 as output port.

MOV r, rl

Function: r - rl

Transfer the contents of the 8-bit register specified in the second operand to the 8-bit register specified in the first operand.

Flag operation: No change

Description example: SEL RBO ; Select bank 0.

MOV R15, R1; Transfer the R1 (A) register

contents to R15 (H) register.

MOV A, rl

Function: A - rl

Transfer the contents of the 8-bit register specified in the second operand to the A register.

MOV A, saddr

Function: A (saddr) saddr=FE20H-FF1FH

Transfer the contents of the short direct memory addressed in the second operand to the A register.

Describe the short direct memory address or label in the second operand saddr as it is.

Flag operation: No change

Description example: MOV A, OFE40H; Transfer the contents of address FE40H to the A register of the specified bank.

MOV saddr, A

Function: (saddr) — A saddr=FE20H-FF1FH

Transfer the A register contents to the short direct memory addressed in the first operand.

Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation: No change

Description example: SEL RB2 ; Select bank 2.

MOV R1, R0; Transfer X register contents
to memory address FE30H.

MOV 0FE30H, A

....,

MOV saddr, saddr

Function: (saddr) — (saddr) saddr=FE20H-FF1FH

Transfer the contents of the short direct memory addressed in the second operand (source) to the short direct memory addressed in the first operand (destination).

Describe the short direct memory address or label in each of the first and second operands saddr as it is.

Flag operation: No change

Description example: MOV 0FE18H, 0FEC2H; Transfer contents of address FEC2H to address FE18H.

MOV A, sfr

Function: A - sfr

Transfer the contents of the special function register specified in the second operand to the A register.

Flag operation: No change

Description example: MOV A, ADCR; Transfer A/D conversion result to the A register of the current register bank selected.

MOV sfr, A

Function: sfr - A

Transfer the A register contents to the special function register specified in the first operand.

Flag operation: No change

Description example: MOV PM1, #00H; Specify output port mode for port 1.

MOV P1, A ; Output A register contents from port 1.

MOV A, mem

Function: A - (mem)

Transfer the contents of the memory addressed by the memory addressing described in the second operand to the A register.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after transferring the data.

Flag operation: No change

Description example: MOVW RP6, #3000H; DE (RP6) - 3000H

MOV A, [DE+]; Transfer contents of memory address 3000H to A register (increment DE contents by one after transfer).

MOV mem, A

Function: (mem) - A

Transfer the A register contents to the memory addressed by the memory addressing described in the first operand.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after transferring the data.

Description example:

MOV R2, #0FFH ; Set FFH in C (R2) register.

MOVW RP6, #3000H; Set 3000H in DE register pair.

MOV R1, #0H ; Set OH in A (R1) register.

LOOP: MOV [DE+], A ; Set A register contents in address

3000H (increment DE contents by

one after transfer).

DBNZ C, \$LOOP ; Initialize contents of memory

addresses 3000H-30F to 0H.

MOV A, [saddrp]

Function: A - ((saddrp)) saddrp=FE20H-FF1EH

Transfer the contents of the memory addressed by the contents of the short direct memory addressed in the second operand to the A register.

Describe the short direct memory address or label in the second operand saddrp as it is (even address only).

Flag operation: No change

MOV [saddrp], A

Function: ((saddrp)) - A saddrp=FE20H-FF1EH

Transfer the A register contents to the memory addressed by the contents of the short direct memory addressed in the first operand.

Describe the short direct memory address or label in the first operand saddrp as it is (even address only).

MOV A, !addr16

Function: A (addr16) addr16=0000H-FFFFH

Transfer the contents of the memory addressed by the 16-bit immediate data specified in the second operand to the A register.

Flag operation: No change

Description example: MOV A, EXAM; Transfer contents of memory addressed by label EXAM to A register.

MOV !addr16, A

Function: (addr16) A addr16=0000H-FFFFH

Transfer the A register contents to the memory addressed by the 16-bit immediate data specified in the first operand.

Flag operation: No change

MOV PSWL, #byte

Function: PSW_L — byte byte=00H-FFH Transfer the 8-bit immediate data specified in the second operand to the low order eight bits of PSW.

Flag operation:

S Z AC P/V CY

x x x x x

MOV PSWH, #byte

Function: PSW_H byte byte=00H-FFH

Transfer the 8-bit immediate data specified in the second operand to the high-order eight bits of the

PSW.

Flag operation: No change

MOV PSWL, A

Function: PSW_{T.} - A

Transfer the A register contents to the low-order

eight bits of the PSW.

Flag operation: S Z AC P/V CY

x x x x x

MOV PSWH, A

Function: $PSW_H \leftarrow A$

Transfer the A register contents to the high-order

eight bits of the PSW.

Flag operation: No change

MOV A, PSWL

Function: A \leftarrow PSW_L

Transfer the low-order 8-bit contents of the PSW to

the A register.

MOV A, PSWH

Function: A - PSW_H

Transfer the high-order 8-bit contents of the PSW to the A register.

Flag operation: No change

XCH A, r1

Function: A -- rl

Exchange the contents of the A register and the 8-bit register specified in the second operand.

Flag operation: No change

XCH r, r1

Function: r -- r1

Exchange the content of the 8-bit registers specified in the first and second operands.

Flag operation: No change

XCH A, mem

Function: A -- (mem)

Exchange the contents of the A register and the memory addressed by the memory addressing described in the second operand.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after exchanging the data.

Description example:

MOV R2, #0FH; $C(R2) \leftarrow 10H$

MOVW RP7, #FE10H ; HL (RP7) - FE10H

MOV R1, #0H ; A (R1) - 00H

LOOP: XCH [HL-], A ; Exchange the contents of A

register and address FE10H decrement the HL contents by

one after transfer).

DBNZ C, \$LOOP ; Shift the FE01H-FE10H contents

forward one address (address

FE10H=00H).

XCH A, saddr

Function: A — (saddr) saddr=FE20H-FF1FH

Exchange the contents of the A register and the short direct memory addressed in the second operand.

Describe the short direct memory address or label in the second operand saddr as it is.

Flag operation: No change

XCH A, sfr

Function: A -- sfr

Exchange the contents of the A register and the special function register specified in the second operand.

Flag operation: No change

Description example: XCH A, RXB; Exchange the contents of A register and serial receive buffer.

XCH A, [saddrp]

Function: A -- ((saddrp)) saddrp=FE20H-FF1EH

Exchange the contents of the A register and the

memory addressed by the contents of the short direct

memory addressed in the second operand.

Describe the short direct memory address or label in the second operand saddrp as it is (even address only).

Flag operation: No change

XCH saddr, saddr

Function: (saddr) --- (saddr) saddr=FE20H-FF1FH

Exchange the contents of the short direct memory addressed in the first operand and the short direct memory addressed in the second operand.

Describe the short direct memory address or label in each of the first and second operands saddr as it is.

18.6.2 16-bit data transfer instructions

MOVW rp1, #word

Function: rpl word word=0000H-FFFFH

Transfer the 16-bit immediate data specified in the second operand to the 16-bit register pair specified in the first operand.

Flag operation: No change

Description example: MOVW RPO, #0AA55H; Transfer AA55H to AX register pair.

MOVW saddrp, #word

Function: (saddrp) -- word saddrp=FE20H-FF1EH word=0000H-FFFFH

Transfer the 16-bit immediate data specified in the second operand to the 2-byte area of the short direct memory addressed in the first operand.

Describe the short direct memory address or label in the first operand saddrp as it is (even address only).

Flag operation: No change

MOVW sfrp, #word

Function: sfrp — word word=0000H-FFFFH

Transfer the 16-bit immediate data specified in the second operand to the 16-bit special function register specified in the first operand.

Description example: MOVW PWM0, #0FF00H; Set FF00H in PWM0 register.

MOVW rp, rpl

Function: rp - rpl

Transfer the contents of the 16-bit register pair specified in the second operand to the 16-bit register pair specified in the first operand.

Flag operation: No change

MOVW AX, saddrp

Function: AX — (saddrp) saddrp=FE20H-FF1EH

Transfer the contents of the 2-byte area of the short direct memory addressed in the second operand to the register pair AX.

Describe the short direct memory address or label in the second operand saddrp as it is (even address only).

Flag operation: No change

Description example: MOVW AX, 0FE30H; Transfer contents of address FE31H and FE30H to AX register pair.

MOVW saddrp, AX

Function: (saddrp) — AX saddrp=FE20H-FF1EH

Transfer the register pair AX contents to the 2-byte area of the short direct memory addressed in the first operand.

Describe the short direct memory address or label in the first operand saddrp as it is (even address only). Flag operation: No change

MOVW saddrp, saddrp

Function: (saddrp) — (saddrp) saddrp=FE20H-FF1EH

Transfer the contents of the 2-byte area of the short direct memory addressed in the second operand to the 2-byte area of the short direct memory addressed in the first operand.

Describe the short direct memory address or label in each of the first and second operands saddrp as it is (even address only).

Flag operation: No change

MOVW AX, sfrp

Function: AX - sfrp

Transfer the contents of the 16-bit special function register specified in the second operand to the register pair AX.

Flag operation: No change

Description example: MOVW AX, CPT0; Transfer CPT0 register contents to AX register pair.

MOVW sfrp, AX

Function: sfrp - AX

Transfer the register pair AX contents to the 16-bit special function register specified in the first operand.

Flag operation: No change

MOVW AX, mem

Function: AX — (mem) mem=0000H-FDFFH (any desired address)

mem=FE00H-FFFFH (limited to even

address)

Transfer the contents of the memory addressed by the memory addressing described in the second operand to the register pair AX.

If auto increment ([DE+] or [HL+]) or auto decrement [DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by two after transferring the data.

Flag operation: No change

MOVW mem, AX

Function: (mem) AX mem=0000H-FDFFH (any desired address)

mem=FF00H-FFFFH (limited to even

address)

Transfer the register pair AX contents to the memory addressed by the memory addressing described in the first operand.

If auto increment ([DE+] or [HL+] or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by two after transferring the data.

Flag operation: No change

MOVW rp1, !addr16

Function: rpl — (addr16) addr16=0000H-FDFFH (any desired address) addr16=FE00H-FFFFH (limited to even addresswes)

Transfer the contents of the 2-byte area of the memory addressed by the 16-bit immediate data specified in the second operand to the 16-bit register pair specified in the first operand.

Flag operation: No change

MOVW !addr16, rpl

Function: (addr16) — rpl addr16=0000H-FDFFH

(any desired addresses)

addr16=FE00H-FFFFH

(limited to even addresses)

Transfer the contents of the 16-bit register pair specified in the second operand to the 2-byte area of memory addressed by the 16-bit immediate data specified in the first operand.

Flag operation: No change

XCHW AX, saddrp

Function: AX -- (saddrp) saddrp=FE20H-FF1EH

Exchange the contents of the register pair AX and the 2-byte area of the short direct memory addressed in the second operand.

Describe the short direct memory address or label in the second operand saddrp as it is (even address only).

Flag operation: No change

XCHW AX, sfrp

Function: AX - sfrp

Exchange the contents of the register pair AX and the 16-bit special function register specified in the

second operand.

Flag operation: No change

Description example: Exchange the contents of the register XCHW

AX, PWMOL; PWMO and the register pair AX.

XCHW saddrp, saddrp

Function: (saddrp) -- (saddrp) saddrp=FE20H-FF1EH

Exchange the contents of the 2-byte area of the short direct memory addressed in the first operand and the 2-byte area of the short direct memory addressed in the second operand.

Describe the short direct memory address or label in each of the first and second operands saddrp as it is (even address only).

Flag operation: No change

XCHW rp, rpl

Function: rp -- rp1

Exchange the contents of the 16-bit register pair specified in the first and second operands.

Flag operation: No change

XCHW AX, mem

Function: AX --- (mem) mem=0000H-FDFFH

(any desired addresses)

mem=FE00H-FFFFH

(limited to even addresses)

Exchange the contents of the register pair AX and the 2-byte area of the memory addressed by the memory addressing described in the second operand.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by two after transferring the data.

Flag operation: No change

18.6.3 8-bit arithmetic and logical instructions

ADD A, #byte

Function: A, CY -- A+byte byte=00H-FFH

Add the 8-bit immediate data specified in the second operand to the A register contents in binary. Set the carry flag if a carry is generated as a result of the additions. Reset the carry flag if no carry is generated.

Flag operation:

Description example: ADD A, #40H; Add 40H to A register contents in binary.

ADD saddr, #byte

Function: (saddrp), CY (saddr)+byte saddr=FE20H-FF1FH byte=00H-FFH

Add the 8-bit immediate data specified in the second operand to the contents of the short direct memory addressed in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Describe the short direct memory address or label in the first operand saddr as it is.

ADD sfr, #byte

Function: sfr, CY — sfr+byte byte=00H-FFH

Add the 8-bit immediate data specified in the second operand to the contents of the special function register specified in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

S Z AC P/V CY

x x x V x

Description example: ADD CR00L #1H; Add 1H to the contents of low-order eight bits of CR00 register in binary and set the result in CR00 register.

ADD r, r1

Function: r, CY - r+r1

Add the contents of the register specified in the second operand to the contents of the register specified in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

S Z AC P/V CY

x x x V x

ADD A, saddr

Function: A, CY - A+(saddr)

saddr=FE20H-FF1FH

Add the contents of the short directly memory addressed in the second operand to the A register contents in binary. Set the carry flag is a carry is generated as a result of the addition.

Reset the carry flag if no carry is generated.

Describe the short direct memory address or label in the second operand saddr as it is.

Flag operation: -

s	Z	AC	P/V	CY
х	х	х	V	х

ADD A, sfr

Function: A, CY - A+sfr

Add the contents of the special function register specified in the second operand to the A register contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

S	Z	TAC	P/V	CY
x	х	х	V	x

ADD saddr, saddr

Function: (saddr), CY — (saddr)+(saddr) saddr=FE20H-FF1FH

Add the contents of the short direct memory addressed

in the second operand to the contents of the short

direct memory addressed in the first operand in

binary. Set the carry flag if a carry is generated

as a result of the addition. Reset the carry flag if

no carry is generated.

Describe the short direct memory address or label in each of the first and second operands saddr as it is.

Flag operation:

S	Z	AC	P/V	CY
х	х	х	V	ж

ADD A, mem

Function: A, CY \leftarrow A+(mem)

Add the contents of the memory addressed by the memory addressing described in the second operand to the A register contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the addition.

Flag operation:

ADD mem, A

Function: (mem), $CY \leftarrow (mem)+A$

Add the A register contents to the contents of the memory addressed by the memory addressing decribed in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL conents by one after the addition.

Description example:

VOM R2, #0FH ; C --- 0FH

MOV RP7, #FE20H; HL ← FE20H

V

Х

LOOP: VOM Α, #10H

> ADD [HL+80H], A; Add 10H to the FEA0H-FEAFH contents

DBNZ C, \$LOOP

ADDC A, #byte

Function: A, CY - A+byte+CY

byte=00H-FFH

Add the 8-bit immediate data specified in the second operand with the carry flag to the A register conin binary. Set the carry flag if a carry tents is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

S	Z	AC	P/V	CY
x	х	х	, V	x

ADDC saddr, #byte

Function: (saddr), CY - (saddr)+byte+CY saddr=FE20H-FF1FH byte=00H-FFH

> Add the 8-bit immediate data specified in the second operand with the carry flag to the contents of the short direct memory addressed in the first operand in Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

> Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation: -

Caution: If any of the following special function registers is specified in the first operand as short direct memory, the operation result becomes undefined. Do not describe it in the first operand.

Special function register: P4, P5

ADDC sfr, #byte

Function: sfr, CY — sfr+byte+CY byte=00H-FFH

Add the 8-bit immediate data specified in the second operand with the carry flag to the contetns of the special function register specified in the first operand in binary. Set the carry flag if a carry is generated as result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

Caution: If any of the following special function registers is specified in the first operand, the operation result becomes undefined. Do not describe it in the first operand.

Special function register: P4, P5, PM5, MM, external SFR

ADDC r, rl

Function: r, $CY \leftarrow r+r1+CY$

Add the contents of the 8-bit register specified in the second operand with the carry flag to the contents of the 8-bit register specified in the first operand in binary. Set the carry flag if a carry is generated as a results of the addition. Set the carry flag if no carry is generated.

Flag operation: -

ADDC A, saddr

Function: A, CY — A+(saddr)+CY saddr=FE20H-FF1FH

Add the contents of the short direct memory addressed in the second operand with the carry flag to the A register contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Describe the short direct memory address or label in

Flag operation:

S	Z	AC	P/V	CY
x	х	х	V	. x

the second operand saddr as it is.

ADDC A, sfr

Function: A, CY - A+sfr+CY

Add the contents of the special function register specified in the second operand with the carry flag to the A register contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

S	Z	AC	P/V	CY
х	х	х	V	х

ADDC saddr, saddr

Function: (saddr), CY — (saddr)+(saddr)+CY saddr=FE20H-FF1FH

Add the contents of the short direct memory addressed in the second operand with the carry flag to the contents of the short direct memory addressed in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

S Z AC P/V CY

x x x V x

Caution: If any of the following special function registers is specified in the first operand as short direct memory, the operation result becomes undefined. Do not describe it in the first operand.

Special function register: P4, P5

ADDC A, mem

Function: A, CY \leftarrow A+(mem)+CY

Add the contents of the memory addressed by the memory addressing described in the second operand with the carry flag to the A registr contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the addition.

Flag operation:

S Z AC P/V CY

x x x V x

Function: (mem), $CY \leftarrow (mem)+A+CY$

Add the A register contents with the carry flag to the contents of the memory addressed by the memory addressing described in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the addition.

Flag operation:

S	Z	AC	P/V	CY
x	х	х	V	х

SUB A, #byte

Function: A, CY - A-byte

byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry if no borrow is generated.

S	1	Z	AC	P/V	CY
х		х	х	V	х

SUB saddr, #byte

Function: (saddr), CY - (saddr)-byte saddr=FE20H-FF1FH byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand from the contents of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation:

s	Z	AC	P/V	CY
х	х	х	V	х

SUB sfr, #byte

Function: sfr, CY - sfr-byte byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand from the contents of the special function register specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

s	Z	TAC	TP/V	CY
х	х	х	V	х

SUB r, rl

Function: r, CY - r-r1

Subtract the contents of the 8-bit register specified in the second operand from the contents of the 8-bit register specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Flag operation:

S	Z	AC	P/V	CY
х	х	х	V	х

SUB A, saddr

Function: A, CY - A-(saddr)

saddr=FE20H-FF1FH

Subtract the contents of the short direct memory addressed in the second operand from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Describe the short direct memory address or label in the second operand saddr as it is.

Flag operation:

S	Z	AC	P/V	CY
х	х	х	V	х

SUB A, sfr

Function: A, CY - A-sfr

Subtract the contents of the special function register specified in the second operand from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Flag operation:

s	Z	AC	P/V	CY
х	х	ж .	V	х

SUB saddr, saddr

Function: (saddr), CY - (saddr)-(saddr) saddr=FE20H-FE1FH Subtract the contents of the short direct memory addressed in the second operand from the contents the short direct memory addressed in the first oper-Set the carry flag a borrow is generated as result of the subtraction. Reset the carry flag if no borrow is generated.

> Describe the short direct memory address or label each of the first and second operands saddr as it is.

Flag operation:

SUB A, mem

Function:

A, CY
$$\leftarrow$$
 A-(mem)

Subtract the contents of the memory addressed by the memory addressing described in the second operand from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or contents by one after the subtraction.

S	Z	AC	P/V	CY
х	х	х	v	х

Function: (mem), $CY \rightarrow (mem) - A$

> Subtract the A register contents from the contents of the memory addressed by the memory addressing described in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

> If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE contents by one after the subtraction.

Flag operation: TAC S Z P/V'CY х х

SUBC A, #byte

Function: A, CY - A-byte-CY byte=00H-FFH Subtract the 8-bit immediate data specified in the second operand and the carry flag from the A register Set the carry flag if a borrow is generatas a result of the subtraction. Reset the carry

flag if no borrow is generated.

x

Flaq operation: S AC P/V'CY Х x Х X SUBC saddr, #byte

Function: (saddr), CY -- (saddr)-byte-CY saddr=FE20H-FF1FH byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand and the carry flag from the contents of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation:

Caution: If any of the following special function registers is specified in the first operand as short direct memory, the operation result becomes undefined. Do not describe it in the first operand.

Special function register: P4, P5

SUBC sfr, #byte

Function: sfr, CY - sfr-byte-CY byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand and the carry flag from the contents of the special function register specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Flag operation: $\frac{S \quad Z \quad AC \quad P/V \quad CY}{x \quad x \quad x \quad V \quad x}$

Caution: If any of the following special function registers is specified in the first operand, the operation result becomes undefined. Do not describe it in the first operand.

Special function register: P4, P5, PM5, MM, external SFR

SUBC r, rl

Function: r, CY - r-r1-CY

Subtract the contents of the 8-bit register specified in the second operand and the carry flag from the contents of the 8-bit register specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Flag operation:

S Z AC P/V CY

x x x V x

SUBC A, saddr

Function: A, CY — A-(saddr)-CY saddr=FE20H-FF1FH

Subtract the contents of the short direct memory
addressed in the second operand and the carry flag
from the A register contents. Set the carry flag if
a borrow is generated as a result of the subtraction.
Reset the carry flag if no borrow is generated.

Describe the short direct memory address or label in
the second operand saddr as it is.

Flag operation:

S Z AC P/V CY

x x x V x

SUBC A, sfr

Function: A, CY - A-sfr-CY

Subtract the contents of the special function register specified in the second operand and the carry flag from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Flag operation:

S	Z	AC	P/V	CY
x	x	х	v	х

SUBC saddr, saddr

Function: (saddr), CY - (saddr)-(saddr)-CY

saddr=FE20H-FF1FH

Subtract the contents of the short direct memory addressed in the second operand and the carry flag from the contents of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Describe the short direct memory address or label in each of the first and second operand saddr as it is.

Flag operation:

Caution: If any of the following special function registers is specified in the first operand as short direct memory, the operation result becomes undefined. Do not describe it in the first operand.

Special function register: P4, P5

SUBC A, mem

Function: A, CY - A-(mem)-CY

Subtract the contents of the memory addressed by the memory addressing described in the second operand and the carry flag from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the subtraction.

Flag operation:

S Z AC P/V CY

x x x V x

SUBC mem, A

Function: (mem), CY - (mem)-A-CY

Subtract the A register contents and the carry flag from the memory addressed by the memory addressing described in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the subtraction.

Flag operation:

S Z AC P/V CY

x x x V x

AND A, #byte

Function: A \leftarrow A \land byte

byte=00H-FFH

AND the A register contents with the 8-bit immediate data specified in the second operand and set the result in the A register.

Flag operation: -

AND saddr, #byte

Function: $(saddr) \leftarrow (saddr) \land byte$

saddr=FE20H-FF1FH

byte=00H-FFH

AND the contents of the short direct memory addressed in the first operand with the 8-bit immediate data specified in the second operand and set the result in the short direct memory addressed in the first operand.

Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation:

S	Z	AC	P/V CY
х	х		P

AND sfr, #byte

Function: sfr — sfr \(\text{byte} \)

byte=00H=FFH

AND the contents of the special function register specified in the first operand with the 8-bit immediate data specified in the second operand and set the result in the special function register specified in the first operand.

S	Z	AC	P/V CY	
х	х		P	

Description example: AND MM, #0FH; Only the high-order four bits of MM register are reset (The low-order four bits do not change)

AND r, rl

Function: $r \leftarrow r \wedge rl$

AND the contents of the 8-bit register specified in the first operand with the contents of the 8-bit register specified in the second operand and set the result in the 8-bit register specified in the first operand.

Flag operation:

S	Z	AC	P/V	CY
х	х		P	

AND A, saddr

Function: A - A \((saddr)

saddr=FE20H-FF1FH

AND the A register contents with the contents of the short direct memory addressed in the second operand and set the result in the A register.

Describe the short direct memory address or label in the second operand saddr as it is.

Flag operation: .

AND A, sfr

Function: A - A \ sfr

AND the A register contents with the contents of the special function register specified in the second operand and set the result in the A register.

Flag operation:

S	Z	AC	P/V CY	
х	х		P	

AND saddr, saddr

Function:

(saddr) — (saddr) \(\) (saddr) \(\) saddr=FE20H-FF1FH

AND the contents of the short direct memory specified in the first operand with the contents of the short direct memory specified in the second operand and set the result in the short direct memory addressed in the first operand.

Describe the short direct memory address or label in each of the first and second operands saddr as it is.

Flag operation:

S	Z	AC	P/V	CY
х	х		P	

AND A, mem

Function: $A \longrightarrow A \land (mem)$

AND the A register contents with the contents of the memory addressed by the memory addressing described in the second operand and set the result in the A register.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

S	Z	AC	P/V	CY
×	х		P	

AND mem, A

Function: $(mem) \leftarrow (mem) \land A$

AND the contents of the memory addressed by the memory addressing described in the first operand with the A register contents and set the results in the memory addressed in the first operand.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

Flag operation:

OR A, #byte

Function: A - A V byte

byte=00H-FFH

OR the A register contents with the 8-bit immediate data specified in the second operand and set the result in the A register.

Flaq operation:

OR saddr, #byte

Function: (saddr) - (saddr) V byte saddr=FE20H-FF1FH byte=00H-FFH

OR the contents of the short direct memory addressed in the first operand with the 8-bit immediate data specified in the second operand and set the result in the short direct memory addressed in the first operand.

Caution: Describe the short direct memory address or label in the first operand saddr.

Flag operation: —

s	Z	AC	P/V CY	
х	х		P	

OR sfr, #byte

Function: sfr - sfr V byte

byte=00H-FFH

OR the contents of the special function register specified in the first operand with the 8-bit immediate data specified in the second operand and set the result in the special function register specified in the first operand.

Flag operation:

S	Z	TAC	P/V CY
x	x		P

Description example: MOV PM1, 00H; Output 1 from the high-order four bits of port 1. (The low-order four bits do not change).

OR P1, #F0H

OR r, r1

OR the contents of the 8-bit register specified in the first operand with the contents of the 8-bit register specified in the second operand and set the result in the 8-bit register specified in the first operand.

s	Z	TAC	P/V	CY
×	х		P	

OR A, saddr

Function: A - A V (saddr)

saddr=FE20H-FF1FH

OR the A register contents with the contents of the short direct memory addressed in the second operand and set the result in the A register.

Describe the short direct memory address or label in the second operand saddr as it is.

Flag operation:

OR A, sfr

Function: A - A V sfr

OR the A register contents with the contents of the special function register specified in the second operand and set the result in the A register.

Flag operation:

s	Z	AC	P/V	CY
х	х		P	

OR saddr, saddr

Function: (saddr) — (saddr) V (saddr) saddr=FE20H-FF1FH

OR the contents of the short direct memory addressed in the first operand with the contents of the short direct memory addressed in the second operand and set the result in the short direct memory addressed in the first operand.

Describe the short direct memory address or label in each of the first and second operands saddr as it is.

Flag operation:

OR A, mem

OR A, mem

Function: A - A V (mem)

OR the A register contents with the contents of the memory addressed by the memory addressing described in the second operand and set the result in the A register.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

Flag operation:

S	Z	AC	P/V	CŸ
x	X		P	

OR mem, A

Function: (mem) - (mem) V A

OR the contents of the memory addressed by the memory addressing described in the first operand with the A register contents and set the result in the memory addressed in the first operand.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

Flag operation:

s	Z	AC	P/V	CY
x	х		P	

XOR A, #byte

Function: A - A V byte

byte=00H-FFH

Exclusive-OR the A register contents with the 8-bit immediate data specified in the second operand and set the result in the A register.

Flaq operation:

S	Z	AC	P/V CY	
x	х		P	_

Description example: XOR A, #0FFH; The contents of A register are inverted.

XOR saddr, #byte

Function: (saddr) - (saddr) V byte saddr=FE20H-FF1FH byte=00H-FFH

Exclusive-OR the contents of the short direct memory addressed in the first operand with the 8-bit immediate data specified in the second operand and set the result in the short direct memory addressed in the first operand.

Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation:

S	Z	AC	P/V CY
х	х		P

XOR sfr, #byte

Function: sfr - sfr V byte byte=00H-FFH

Exclusive-OR the contents of the special function register specified in the first operand with the 8-bit immediate data specified in the second operand and set the result in the special function register specified in the first operand.

S	Z	AC	P/V	CY
х	х		P	

XOR r, r1

Function: r - r V rl

Exclusive-OR the contents of the 8-bit register specified in the first operand with the contents of the 8-bit register specified in the second operand and set the result in the 8-bit register specified in the first operand.

Flag operation:

S	Z	AC	P/V	CY
х	х		P	

XOR A, saddr

Function: A - A V (saddr)

saddr=FE20H-FF1FH

Exclusive-OR the A register contents with the contents of the short direct memory addressed in the second operand and set the result in the A register. Describe the short direct memory address or label in the second operand saddr as it is.

Flag operation:

S	Z	AC	P/V CY
х	х		P

XOR A, sfr

Function: A - A V sfr

Exclusive-OR the A register contents with the contents of the special function register specified in the second operand and set the result in the A register.

S	Z	AC	P/V CY
х	х		P

XOR saddr, saddr

Function: (saddr) \leftarrow (saddr) \forall (saddr) saddr=FE20H-FF1FH Exclusive-OR the contents of the short direct memory

addressed in the first operand with the contents of the short direct memory addressed in the second operand and set the result in the short direct memory addressed in the first operand.

Describe the short direct memory address or label in each of the first and second operands saddr as it is.

XOR A, mem

Function: A ← A ♥ (mem)

Exclusive-OR the A register contents with the contents of the memory addressed by the memory addressing described in the second operand and set the result in the A register.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

Flag operation:

S Z AC P/V CY

x x P

XOR mem, A

Exclusive-OR the contents of the memory addressed by the memory addressing described in the first operand with the A register contents and set the result in the memory addressed in the first operand.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

Flag operation:

y y D	S	Z	AC	P/V CY
	Y			p

CMP A, #byte

Function: A-byte

byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

S	Z	AC	P/V	CY
х	х	х	V	х

CMP saddr, #byte

Function: (saddr)-byte

saddr=FE20H-FF1FH

byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand from the contents of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMP instruction is executed, the short direct memory contents do not change.

Describe the short direct memory address or label in the first operand saddr as it is.

Flag operation:

S	2	AC	P/V	CY
х	х	х	V	х

CMP sfr, #byte

Function: sfr-byte

byte=00H-FFH

Subtract the 8-bit immediate data specified in the second operand from the contents of the special function register specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMP instruction is executed, the special function register contents do not change.

S	Z	AC	P/V CY
x	х	х	V x

CMP r, r1

Function: r-r1

Subtract the contents of the 8-bit register specified in the second operand from the contents of the 8-bit register specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMP instruction is executed, the 8-bit register r and rl contents do not change.

Flag operation:

S	Z	AC	'P/V	CY
x	х	х	V	х

CMP A, saddr

Function: A-(saddr)

saddr=FE20H-FF1FH

Subtract the contents of the short direct memory addressed in the second operand from the A register contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMP instruction is executed, the A register and short direct memory contents do not change.

Describe the short direct memory address or label in the second operand saddr as it is.

S	Z	AC	P/V	CY
×	х	х	V	х

CMP A, sfr

Function: A-sfr

Subtract the contents of the special function register specified in the second operand from the A register contents. Set the carry flag if a carry is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMP instruction is executed, the A register and special function register contents do not change.

Flag operation:

CMP saddr, saddr

Function: (saddr)-(saddr)

saddr=FE20H-FF1FH

Subtract the contents of the short direct memory addressed in the second operand from the contents of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction.

After the CMP instruction is executed, the short direct memory contents do not change.

Describe the short direct memory address or label in each of the first and second operands saddr as it is.

S	Z	AC	P/V	CY
×	х	x	V	х

CMP A, mem

Function: A-(mem)

Subtract the contents of the memory addressed by the memory addressing described in the second operand from the A register. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

After the CMP instruction is executed, the A register and memory contents do not change.

Flag operation:

S	' Z	¹ AC	P/V	CY
x	x	х	V	×

CMP mem, A

Function: (mem)-A

Subtract the A register contents from the memory addressed by the memory addressing described in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

If auto increment ([DE+] or [HL+]) or auto decrement ([DE-] or [HL-]) is specified as mem, automatically increment or decrement the register pair DE or HL contents by one after the operation.

After the CMP instruction is executed, the A register and memory contents do not change.

S	Z	AC	P/V	CY
x	х	х	V	х

18.6.4 16-bit arithmetic and logical instructions

ADDW AX, #word

Function: AX, CY — AX+word word=0000H-FFFFH

Add the 16-bit immediate data specified in the second operand to the register pair AX contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no

Flag operation:

S Z AC P/V CY

x x x V x

carry is generated.

ADDW saddrp, #word

Function: (saddrp), CY - (saddrp)+word saddrp=FE20H-FF1EH word=0000H-FFFFH

Add the 16-bit immediate data specified in the second operand to the contents of the 2-byte area of the short direct memory addressed in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Describe the short direct memory address or label in the first operand saddrp as it is (even address only).

Flag operation:

S Z AC P/V CY

x x x V x

ADDW sfrp, #word

Function: sfrp, CY — sfrp+word word=0000H-FFFFH

Add the 16-bit immediate data specified in the second operand to the contents of the special function register specified in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

S Z AC P/V'CY

x x x V x

ADDW rp, rpl

Function: rp, CY -- rp+rp1

Add the contents of the 16-bit register pair specified in the second operand to the contents of the 16-bit register pair specified in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

S Z AC P/V CY

x x x V x

ADDW AX, saddrp

Function: AX, CY — AX+(saddrp) saddrp=FE20H-FF1EH

Add the contents of the 2-byte area of the short direct memory addressed in the second operand to the register pair AX contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Describe the short direct memory address or label in the second operand saddrp as it is (even address only).

Flag operation: .

ADDW AX, sfrp

Function: AX, CY - AX+sfrP

Add the contents of the 16-bit special function register specified in the second operand to the registr pair AX contents in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Flag operation:

ADDW saddrp, saddrp

Function: (saddrp), CY - (saddrp)+(saddrp)

saddrp=FE20H-FF1EH

Add the contents of the 2-byte area of the short direct memory addressed in the second operand to the contents of the 2-byte area of the short direct memory addressed in the first operand in binary. Set the carry flag if a carry is generated as a result of the addition. Reset the carry flag if no carry is generated.

Describe the short direct memory address or label in each of the first and second operands saddrp as it is (even address only).

Flag operation:

s	Z	AC	P/V	CY
v	×	v	37	7/

SUBW AX, #word

Function: AX, CY - AX-word

word=0000H-FFFFH

Subtract the 16-bit immediate data specified in the second operand from the register pair AX contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Flag operation:

SUBW saddrp, #word

Function: (saddrp), CY (saddrp)-word saddrp=FE20H-FF1EH word=0000H-FFFFH

Subtract the 16-bit immediate data specified in the second operand from the contents of the 2-byte area of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Describe the short direct memory address or label in the first operand saddrp as it is (even address only).

S	Z	AC	P/V	CY
х	х	х	V	х

SUBW sfrp, #word

Function: sfrp, CY — sfrp-word word=0000H-FFFFH
Subtract the 16-bit immediate data specified in the
second operand from the contents of the 16-bit special function register specified in the first operand. Set the carry flag if a borrow is generated as
a result of the subtraction. Reset the carry flag if

Flag operation:

S Z AC P/V CY

x x x V x

Function: rp, CY ← rp-rp1

no borrow is generated.

SUBW rp, rpl

Subtract the contents of the 16-bit register pair specified in the second operand from the contents of the 16-bit register pair specified in the first operand. Set the carry flag if a borrow is generated

as a result of the subtraction. Reset the carry flag

if no borrow is generated.

Flag operation:

S Z AC P/V CY

x x x V x

SUBW AX, saddrp

Function: AX, CY — AX-(saddrp) saddrp=FE20H-FF1EH
Subtract the contents of the 2-byte area of the short
direct memory addressed in the second operand from
the register pair AX contents. Set the carry flag if
a borrow is generated as a result of the subtraction.
Reset the carry flag if no borrow is generated.
Describe the short direct memory address or label in
the second operand saddrp as it is (even address
only).

Flag operation:

S	Z	AC	P/V	CY
×	х	х	V	х

SUBW AX, sfrp

Function: AX, CY - AX-(sfrp)

Subtract the contents of the 16-bit special function register specified in the second operand from the register pair AX contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Flag operation:

SUBW saddrp, saddrp

Function: (saddrp), CY - (saddrp)-(saddrp)

saddrp=FE20H-FF1EH

Subtract the contents of the 2-byte area of the short direct memory specified in the second operand from the contents of the 2-byte area of the short direct memory specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

Describe the short direct memory address or label in each of the first and second operands saddrp as it is (even address only).

CMPW AX, #word

Function: AX-word -- word=0000H-FFFFH

Subtract the 16-bit immediate data specified in the second operand from the register pair AX contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMPW instruction is executed, the register pair AX contents do not change.

Flag operation: .

CMPW saddrp, #word

Function: (saddrp)-word

saddrp=FE20H-FF1EH

word=0000H-FFFFH

Subtract the 16-bit immediate data specified in the second operand from the contents of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMPW instruction is generated, the short direct memory contents do not change.

Describe the short direct memory address or label in the first operand saddrp as it is (even address only).

s	Z	AC	P/V	CY
х	х	х	V	х

Description example: CMPW 0FE50H, #8000H; Branch to address
BGT \$JMP indicated by label

JMP if the contents
of memory addresses
FE51H and FE50H are
qreater than 8000H.

CMPW sfrp, #word

Function: sfrp-word

word=0000H-FFFFH

Subtract the 16-bit immediate data specified in the second operand from the contents of the 16-bit special function register specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMPW instruction is executed, the contents of the 16-bit special function register specified in the first operand do not change.

Flag operation:

S	Z	AC	P/V	CY
х	х	х	V	х

CMPW rp, rpl

Function: rp-rpl

Subtract the contents of the 16-bit registr pair specified in the second operand from the contents of the 16-bit register pair specified in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMPW instruction is executed, the contents of the register pairs specified in the first and second operands do not change.

Flag operation:

S	Z	AC	P/V	CY
х	х	х	V	х

CMPW AX, saddrp

Function: AX-(saddrp)

saddrp=FE20H-FF1EH

Subtract the contents of the 2-byte area of the short direct memory specified in the second operand from the register pair AX contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMPW instruction is executed, the register pair and short direct memory contents do not change.

Describe the short direct memory address or label in the second operand saddrp as it is (even address only).

Flag operation:

S	Z	AC	T _P /V	CY
x	х	х	V	х

CMPW AX, sfrp

Function: AX-sfrp

Subtract the contents of the 16-bit special function register specified in the second operand from the register pair AX contents. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMPW instruction is executed, the contents of the register pair AX and the 16-bit special function register specified in the second operand do not change.

S	Z	AC	P/V	CY
x	х	х	v	х

CMPW saddrp, saddrp

Function: (saddrp)-(saddrp)

saddrp=FE20H-FF1EH

Subtract the contents of the 2-byte area of the short direct memory addressed in the second operand from the contents of the 2-byte area of the short direct memory addressed in the first operand. Set the carry flag if a borrow is generated as a result of the subtraction. Reset the carry flag if no borrow is generated.

After the CMPW instruction is executed, the short direct memory contents do not change.

Describe the short direct memory address or label in each of the first and second operands saddrp as it is (even address only).

S	Z	AC	P/V	CY
х	х	х	V	х

18.6.5 Multiplication and division instructions

MULU rl

Function: AX - A x rl

Multiply the A register contents by the contents of the 8-bit register specified in the operand and set the result in the register pair AX.

Flag operation: No change

DIVUW rl

Function: AX, r1 - AX ÷ 1

Divide the register pair AX contents by the contents of the 8-bit register specified in the operand and set the quotient in the register pair AX and the remainder in the register specified in the operand.

Flag operation: No change

MULUW rpl

Function: AX, rpl - AX x rpl

Multiply the registr pair AX contents by the contents of the 16-bit register pair specified in the operand and set the high-order 16 bits of the result in the register pair AX and the low-order 16 bits in the 16-bit register pair specified in the operand.

DIVUX rp1

Function: AXDE, rpl — AXDE ÷ rpl

Divide the contents of the register pair AX (highorder 16 bits) and register pair DE (low-order 16
bits), (32-bit data), by the contents of the 16-bit
register pair specified in the operand and set the
quotient in the register pair AX (high-order 16 bits)
and register pair DE (low-order 16 bits) and the
remainder in the 16-bit register pair specified in
the operand.

18.6.6 Signed multiplication instruction

MULW rpl

Function: AX, rpl - AX x rpl (signed)

Multiply the register pair AX contents by the contents of the 16-bit register pair specified in the operand with sign and set the high-order 16 bits of the result in the register pair AX and the low-order 16 bits in the 16-bit register pair specified in the operand.

18.6.7 Increment and decrement instructions

INC rl

Function: rl - rl+1

Increment the contents of the 8-bit register specified in the operand by one.

Flag operation: -

INC saddr

Function: (saddr) - (saddr) +1 saddr=FE20H-FF1FH

Increment the contents of the short direct memory

addressed in the operand by one.

Describe the short direct memory address or label in

the operand saddr as it is.

Flag operation:

Description example: INC, TB1; Add one to the contents of the

short direct memory addressed by label

TB1.

DEC rl

Function: rl - rl-1

Decrement the contents of the 8-bit register speci-

fied in the operand by one.

Flag operation:

DEC saddr

Function: (saddr) -- (saddr) -1 saddr=FE20H-FF1FH

Decrement the contents of the short direct memory

addressed in the operand by one.

Describe the short direct memory address or label in

the operand saddr as it is.

Flag operation:

INCW rp2

Function: rp2 ← rp2+1

Increment the contents of the 16-bit register pair

specified in the operand by one.

Flag operation: No change

Description example: INCW DE;DE - DE+1

INCW saddrp

Function: (saddrp) -- (saddrp)+1 saddrp=FE20H-FF1EH

Increment the contents of the 2-byte area of the short direct memory addressed in the operand by one Describe the short direct memory address or label in the operand saddr as it is (even address only).

Flag operation: No change

DECW rp2

Function: rp2 - rp2-1

Decrement the contents of the 16-bit register pair

specified in the operand by one.

Flag operation: No change

Description example: DECW HL; HL -- HL-1

DECW saddrp

Function: (saddrp) — (saddrp)-1 saddrp=FE20H-FF1EH


Decrement the contents of the 2-byte area of the short direct memory addressed in the operand by one.

Describe the short direct memory address or label in the operand saddrp as it is (even address only).

18.6.8 Shift and rotate instructions

ROR rl, n

Function: $(CY, rl_7 - rl_0, rl_{m-1} - rl_m) \times n$ n=0-7



Rotate the contents of the 8-bit register specified in the first operand right as many bits as specified by the 3-bit immediate data described in the second operand. Transfer the LSB contents of the 8-bit register to the MSB and also set the LSB contents in the carry flag. (However, when n=0, the operation is not performed.)

Flag operation:

S Z AC P/V CY
P x

ROL rl, n

Function: $(CY, rl_0 - rl_7, rl_{m+1} - rl_m) \times n$ n=0-7


Rotate the contents of the 8-bit register specified in the first operand left as many bits as specified by the 3-bit immediate data described in the second operand. Transfer the MSB contents of the 8-bit register to the LSB and also set the MSB contents in the carry flag. (However, when n=0, the operation is not performed.)

Flag operation:

S Z AC P/V CY
P x

RORC rl, n

Function: $(CY \leftarrow rl_0, rl_7 \leftarrow CY, rl_{m-1} \leftarrow rl_m) \times n \qquad n=0-7$



Rotate the contents of the 8-bit register specified in the first operand right as many bits as specified by the 3-bit immediate data described in the second operand through the carry flag.

Flag operation:

S Z AC P/V CY
P x

ROLC rl, n

Function: $(CY - rl_7, rl_0 - CY, rl_{m+1} - rl_m) \times n \quad n=0-7$ CY - CY - CY

Rotate the contents of the 8-bit register specified in the first operand left as many bits as specified by the 3-bit immediate data described in the second operand through the carry flag.

Flag operation:

S Z AC P/V CY
P x

SHR rl, n

Function: $(CY - rl_0, rl_7 - 0, rl_{m-1} - rl_m) \times n$ n=0-7

Shift the contents of the 8-bit register specified in the first operand right as many bits as specified by the 3-bit immediate data described in the second operand. Shift the LSB contents of the 8-bit register to the carry flag and set 0 in the MSB. (However, when n=0, the operation is not performed.)

Description example: SHR Rl, 1; Halve the A register contents (set the remainder in CY).

SHL rl, n

Function: $(CY - rl_7, rl_0 - 0, rl_{m+1} - rl_m) \times n$ n=0-7

Shift the contents of the 8-bit register specified in the first operand left as many bits as specified by the 3-bit immediate data described in the second operand. Shift the MSB contents of the 8-bit register to the carry flag and set 0 in the LSB. (However, when n=0, the operation is not performed)

Flag operation:

S Z AC P/V CY

x x 0 P x

Description example: SHL R14, 3; Left the L register contents left three bits. Set the bit 5 contents before the shift in the carry flag.

SHRW rp1, n

Function: $(CY - rpl_0, rpl_{15} - 0, rpl_{m-1} - rpl_m) \times n \quad n=0-7$ 0 - CY

Shift the contents of the 16-bit register pair specified in the first operand right as many bits as specified by the 3-bit immediate data described in the second operand. Shift the LSB contents of the 16-bit register pair to the carry flag and set 0 in the MSB. (However, when n=0, the operation is not performed.)

Flag operation:

S Z AC P/V CY

x x 0 P x

SHLW rpl, n

Function: $(CY - rpl_{15}, rpl_0 - 0, rpl_{m+1} - rpl_m) \times n \quad n=0-7$ $CY - rpl_{15} \quad 0$

Shift the contents of the 16-bit register pair specified in the first operand left as many bits as specified by the 3-bit immediate data described in the second operand. Shift the MSB contents of the 16-bit register pair to the carry flag and set 0 in the LSB. (However, when n=0, the operation is not performed.)


Description example: SHLW RPO, 1; Double the AX register pair contents.

ROR4 [rp1]

18-167


Rotate the low-order four bits of the A register and the high-order four bits and low-order four bits of the memory addressed in the operand right four bits. (A register bits 7-4 are not affected.)

Description example: ROR4[HL];



ROL4 [rp1]

Function: $A_{3-0} \leftarrow (rp1)_{7-4}, (rp1)_{3-0} \leftarrow A_{3-0}, (rp1)_{7-4} \leftarrow (rp1)_{3-0}$



Rotate the low-order four bits of the A register and the high-order four bits and low-order four bits of the memory addressed in the operand left four bits. (A register bits 7-4 are not affected.)

18.6.9 BCD adjustment instructions

ADJBA

Function: Judge the contents of the A register, carry flag (CY), and auxiliary carry flag (AC) and make decimal adjustments as listed in Table 18-7.

This instruction is significant only after decimal (BCD) data pieces are added together.

Table 18-7 Decimal Data Adjustment (ADJBA Instruction)

Condition		Operation	After adjustment	
	Condition	Operacion	CY	AC
A ₃₋₀ ≤9	A ₇₋₄ ≤9 and CY=0	A A	0	0
AC=0	A ₇₋₄ ≥10 or CY=1	A A+60H	1	0
A ₃₋₀ ≥10	A ₇₋₄ <9 and CY=0	А — А+06Н	0	1
AC=0	A ₇₋₄ ≤9 or CY=1	A - A+66H	1	1
36.1	A ₇₋₄ ≥9 and CY=0	A A+06H	0	1
AC=1	A ₇₋₄ ≥10 or CY=1	А А+66Н	1	1

Flag operation:

S Z AC P/V CY

x x x P x

ADJBS

Function: Judge the contents of the A register, carry flag (CY), and auxiliary carry flag (AC) and make decimal adjustments as listed in Table 18-8.

This instruction is significant only after decimal (BCD) data pieces are subtracted together.

Table 18-8 Decimal Data Adjustment (ADJBS Instruction)

Condition		Openation	After adjustment	
		Operation	CY	AC
A ₃₋₀ ≦9	A ₇₋₄ ≤ 9 and CY=0	A A	0	0
AC=0	A ₇₋₄ ≥10 or CY=1	А - А-60Н	1	0
A ₃₋₀ ≥10	A ₇₋₄ <9 and CY=0	A A-06H	0	1
AC=0	A ₇₋₄ ≥9 or CY=1	А А-66Н	1	1
20-1	A ₇₋₄ ≤9 and CY=0	А - А-06Н	0	1
AC=1	A ₇₋₄ ≥10 or CY=1	А — А-66Н	1	1

Flag operation:

S Z AC P/V CY

x x x P x

18.6.10 Data conversion instruction

CVTBW


When A₇=0
 X — A, A — 00H
 When A₇=1
 X — A, A — FFH

Extend the signed 8-bit data in the A register to the signed 16-bit data in the AX register. (See Fig. 18-10)


Flag operation: No change

Fig. 18-10 Data Conversion by CVTBW Instruction

(a) When $A_7=0$



(b) When $A_7=1$



18-171 6427525 0104767 T51 **==**

18.6.11 Bit manipulation instructions

MOV1 CY, saddr.bit

Function: CY — (saddr.bit)

saddr=FE20H-FF1FH

bit=0-7

Transfer the contents of the short direct memory bit addressed in the second operand to the carry flag. Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation:

MOV1 CY, sfr.bit

Function: CY - sfr.bit

bit=0-7

Transfer the contents of the bit of the special function register specified in the second operand, addressed by the 3-bit immediate data to the carry flag.

Flag operation:

MOV1 CY, A.bit

Function: CY - A.bit

bit=0-7

Transfer the contents of the A register bit addressed by the 3-bit immediate data in the second operand to the carry flag.

MOV1 CY, X.bit

Function: CY - X.bit

bit=0-7

Transfer the contents of the X register bit addressed by the 3-bit immediate data in the second operand to the carry flag.

Flag operation: -

MOV1 CY, PSWH.bit

Function: CY - PSW_H.bit

bit=0-7

Transfer the contents of the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand to the carry flag.

Flag operation:

MOV1 CY, PSWL.bit

bit=0-7

Transfer the contents of the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand to the carry flag.

MOV1 saddr.bit, CY

Function: (saddr.bit) - CY saddr=FE20H-FF1FH

bit=0-7

Transfer the carry flag contents to the short direct memory bit addressed in the first operand.

Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation: No change

MOV1 sfr.bit, CY

Function: sfr.bit - CY bit=0-7

Transfer the carry flag contents to the bit of the special function register specified in the first operand, addressed by the 3-bit immediate data.

Flag operation: No change

MOV1 A.bit, CY

Function: A.bit \leftarrow CY bit=0-7

Transfer the carry flag contents to the A register bit addressed by the 3-bit immediate data in the first operand.

Flag operation: No change

MOV1 X.bit, CY

Function: X.bit \leftarrow CY bit=0-7

Transfer the carry flag contents to the X register bit addressed by the 3-bit immediate data in the first operand.

Flag operation: No change

MOV1 PSWH.bit, CY

Function: PSW_H .bit \leftarrow CY bit=0-7

Transfer the carry flag contents to the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the

first operand.

Flag operation: No change

MOV1 PSWL.bit, CY

Function: PSW_L .bit \leftarrow CY bit=0-7

Transfer the carry flag contents to the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand.

Flag operation: No change

AND1 CY, saddr.bit

Function: CY CY \((saddr.bit) \) saddr=FE20H-FF1FH bit=0-7

AND the carry flag contents with the contents of the short direct memory bit addressed in the second operand and set the result in the carry flag.

Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation:

S Z AC P/V CY
x

AND1 CY, /saddr.bit

Function: CY ← CY ∧ (saddr.bit)

saddr=FE20H-FF1FH

bit=0-7

AND the carry flag contents with the inversion contents of the short direct memory bit addressed in the second operand and set the result in the carry flag. Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation:

AND1 CY, sfr.bit

Function: CY ← CY ∧ sfr.bit

bit=0-7

AND the carry flag contents with the contents of the bit of the special function register specified in the second operand, addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

AND1 CY, /sfr.bit

Function: CY - CY \ sfr.bit

bit=0-7

AND the carry flag contents with the inversion contents of the bit of the special function register specified in the second operand, addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S	Z	AC	P/V	CY
				х

AND1 CY, A.bit

Function: CY ← CY ∧ A.bit

bit=0-7

AND the carry flag contents with the contents of the A register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flaq operation:

AND1 CY, /A.bit

Function:

CY - CY A A.bit

bit=0-7

AND the carry flag contents with the inversion contents of the A register bit addressed by the 3-bit immediate data in the second operand and result in the carry flag.

Flag operation:


AND1 CY, X.bit

Function:

CY ← CY ∧ X.bit

bit=0-7

AND the carry flag contents with the contents of X register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.



AND1 CY, /X.bit

Function: CY \leftarrow CY $\land \overline{X.bit}$

bit=0-7

AND the carry flag contents with the inversion contents of the X register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation: -

AND1 CY, PSWH.bit

Function: CY - CY ^ PSW_H.bit

bit=0-7

AND the carry flag contents with the contents of the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.


Flag operation: -

AND1 CY, /PSWH.bit

Function: CY - CY \ PSWH.bit

bit=0-7

AND the carry flag contents with the inversion contents of the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.



AND1 CY, PSWL.bit

Function: CY \leftarrow CY \land PSW_L.bit

bit=0-7

AND the carry flag contents with the contents of the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation: -

AND1 CY, /PSWL.bit

Function: CY - CY \ PSW_T..bit

bit=0-7

AND the carry flag contents with the inversion contents of the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

OR1 CY, saddr.bit

Function: CY -- CY V (saddr.bit)

saddr=FE20H-FF1FH

bit=0-7

OR the carry flag contents with the contents of the short direct memory bit addressed in the second operand and set the result in the carry flag.

Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation:

S	Z	AC	P/V	CY
				x

OR1 CY, /saddr.bit

Function: CY - CY V (saddr.bit)

saddr=FE20H-FF1FH

bit=0-7

OR the carry flag contents with the inversion contents of the short direct memory bit addressed by the 3-bit immediate data in the second operand and the result in the carry flag.

Caution: Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation: -

OR1 CY, sfr.bit

Function: CY - CY V sfr.bit

bit=0-7

OR the carry flag contents with the contents of the bit of the special function register specified in the second operand, addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

OR1 CY, /sfr.bit

Function: CY - CY V sfr.bit

bit=0-7

OR the carry flag contents with the inversion contents of the bit of the special function register specified in the second operand, addressed by the bit immediate data in the second operand and set the result in the carry flag.

Flag operation: -

s	Z	AC	P/V	CY
				x

OR1 CY, A.bit

Function: CY - CY \ A.bit

bit=0-7

OR the carry flag contents with the contents of the A register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S	Z	AC	P/V	CY
				x

OR1 CY, /A.bit

Function: CY - CY V A.bit

bit=0-7

OR the carry flag contents with the inversion contents of the A register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation: -

S	Z	AC	P/V	CY
			-	х

OR1 CY, X.bit

Function: CY - CY V X.bit

bit=0-7

OR the carry flag contents with the contents of the X register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

OR1 CY, /X.bit

Function: CY - CY V X.bit

bit=0-7

OR the carry flag contents with the inversion contents of the X register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

OR1 CY, PSWH.bit

Function: CY \leftarrow CY V PSW_H.bit

bit=0-7

OR the carry flag contents with the contents of the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

OR1 CY, /PSWH.bit

Function: CY - CY PSW_H.bit bit=0-7

OR the carry flag contents with the inversion contents of the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S Z AC P/V CY
x

OR1 CY, PSWL.bit

Function: CY -- CY PSW_{T.}.bit bit=0-7

OR the carry flag contents with the contents of the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S Z AC P/V CY
x

OR1 CY, /PSWL.bit

Function: CY - CY V PSW_L.bit bit=0-7

OR the carry flag contents with the inversion contents of the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S Z AC P/V'CY
x

XOR1 CY, saddr.bit

Function: CY CY (saddr.bit) saddr=FE20H-FF1FH bit=0-7

Exclusive-OR the carry flag contents with the contents of the short direct memory bit addressed in the second operand and set the result in the carry flag. Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation:

S Z AC P/V CY

x

XOR1 CY, sfr.bit

Function: CY ← CY ¥ sfr.bit bit=0-7

Exclusive-OR the carry flag contents with the contents of the bit of the special function register specified in the second operand, addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S Z AC P/V CY
x

XOR1 CY, A.bit

Function: CY CY V A.bit bit=0-7

Exclusive-OR the carry flag contents with the contents of the A register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S Z AC P/V CY
x

XOR1 CY, X.bit

Function: CY ← CY ¥ X.bit

bit=0-7

Exclusive-OR the carry flag contents with the contents of the X register bit addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation: -

XOR1 CY, PSWH.bit

Function: CY - CY Y PSW_H.bit

bit=0-7

Exclusive-OR the carry flag contents with the contents of the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

XOR1 CY, PSWL.bit

Function: CY \leftarrow CY \forall PSW_L.bit bit=0-7

Exclusive-OR the carry flag contents with the contents of the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the second operand and set the result in the carry flag.

Flag operation:

S	Z	AC	P/V	CY
				x

SET1 saddr.bit

Function: (saddr.bit) - 1 saddr=FE20H-FF1FH

bit=0-7

Set the short direct memory bit addressed in the

operand to 1.

Describe the short direct memory bit address or label

in the operand saddr.bit as it is.

Flag operation: No change

SET1 sfr.bit

Function: $sfr.bit \leftarrow 1$ bit=0-7

Set the bit of the special function register specified in the operand, addressed by the 3-bit immediate

data in the operand to 1.

Flag operation: No change

SET1 A.bit

Function: A.bit \leftarrow 1 bit=0-7

Set the A register bit addressed by the 3-bit immedi-

ate data in the operand to 1.

Flag operation: No change

SET1 X.bit

Function: X.bit -1 bit=0-7

Set the X register bit addressed by the 3-bit immedi-

ate data in the operand to 1.

SET1 PSWH.bit

Function: PSW_H.bit ← 1 bit=0-7

Set the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit

immediate data in the operand to 1.

Flag operation: No change

SET1 PSWL.bit

Function: PSW_{I} .bit $\leftarrow 1$ bit=0-7

Set the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the annual to 1

diate data in the operand to 1.

Flag operation: No change

SET1 CY

Function: CY - 1

Set the carry flag to 1.

Flag operation:

S Z AC P/V CY

1

CLR1 saddr.bit

Function: (saddr.bit) - 0 saddr=FE20H-FF1FH bit=0-7

Reset the short direct memory bit addressed in the operand to 0.

Describe the short direct memory bit address or label in the operand saddr.bit as it is.

CLR1 sfr.bit

Function: $sfr.bit \leftarrow 0$ bit=0-7

Reset the bit of the special function register specified in the operand, addressed by the 3-bit immediate data in the operand to 0.

Flag operation: No change

CLR1 A.bit

Function: A.bit $\leftarrow 0$ bit=0-7

Reset the A register bit addressed by the 3-bit

immediate data in the operand to 0.

Flag operation: No change

CLR1 X.bit

Function: X.bit \longrightarrow 0 bit=0-7

Reset the X register bit addressed by the 3-bit

immediate data in the operand to 0.

Flag operation: No change

CLR1 PSWH.bit

Function: PSW_H .bit $\leftarrow 0$ bit=0-7

Reset the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit

immediate data in the operand to 0.

CLR1 PSWL.bit

Function: PSW_L .bit \leftarrow 0 bit=0-7

Reset the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the operand to 0.

Flag operation: The flag addressed in the operand is reset to 0.

CLR1 CY

Function: CY - 0

Reset the carry flag to 0.

Flag operation: S Z AC P/V CY

0

NOT1 saddr.bit

Function: (saddr.bit) - (saddr.bit) saddr=FE20H-FF1FH bit=0-7

Invert the contents of the short direct memory bit addressed in the operand.

Describe the short direct memory bit address or label in the operand saddr.bit as it is.

Flag operation: No change

NOT1 sfr.bit

Function: sfr.bit — sfr.bit bit=0-7

Invert the contents of the bit of the special function register specified in the operand, addressed by the 3-bit immediate data in the operand.

NOT1 A.bit

Function: A.bit - A.bit

bit=0-7

Invert the contents of the A register bit addressed

by the 3-bit immediate data in the operand.

Flag operation: No change

NOT1 X.bit

Function: X.bit $\leftarrow \overline{X.bit}$

bit=0-7

Invert the contents of the X register bit addressed

by the 3-bit immediate data in the operand.

Flag operation: No change

NOT1 PSWH.bit

Function: PSW_H.bit - PSW_H.bit

bit=0-7

Invert the contents of the high-order eight bits of the program status word (PSW), addressed by the 3-bit

immediate data in the operand.

Flag operation: No change

NOT1 PSWL.bit

Function: PSW_{T} .bit $\longrightarrow \overline{PSW_{T}}$.bit

bit=0-7

Invert the contents of the bit of the low-order eight bits of the program status word (PSW), addressed by

the 3-bit immediate data in the operand.

Flag operation: The flag addressed in the operand is inverted.

NOT1 CY

Function: CY \leftarrow $\overline{\text{CY}}$

Invert the carry flag contents.

Flag operation:

s	T	Z	^T AC	P/V	CY
					х

18.6.12 Call and return instructions

CALL !addr16

Function: $(SP-1) \leftarrow (PC+3)_H$, $(SP-2) \leftarrow (PC+3)_L$, PC \leftarrow addr16, $SP \leftarrow SP-2$

addr16=0000H-FDFFH

Save the top address of the next instruction (return address) in the stack memory addressed by the stack pointer (SP) and decrement the SP, then branch to the address addressed by the 3-bit immediate data specified in the operand.


Caution: No instruction can be fetched from addresses FE00H-FFFFH. Do not describe any of the addresses in addr16.

Flag operation: No change

CALLF !addr11

Function: (SP-1)
$$\longrightarrow$$
 (PC+2)_H, (SP-2) \longrightarrow (PC+2)_L, PC₁₅₋₁₁ \longrightarrow 00001, PC₁₀₋₀ \longrightarrow fa, SP \longrightarrow SP-2 addr11=0800H-0FFFH

Fig. 18-11 Data Flow when CALLF Instruction is Executed



Save the top address of the next instruction (return address) in the stack memory addressed by the stack pointer (SP) and decrement the SP, then branch to the address addressed by the effective address made up of 11-bit immediate data fa in the operation code.


The call enable range is addresses 0800H-0FFFH only. Describe the branch destination address directly with a label or numeric value in the operand addr11 by considering the entry address range.

Flag operation: No change

CALLT [addr5]

Function: $(SP-1) \leftarrow (PC+1)_H$, $(SP-2) \leftarrow (PC+1)_L$, $PC_H \leftarrow (TPF, 000000001, ta, 1)$, $PC_L \leftarrow (TPF, 000000001, ta, 0)$, $SP \leftarrow SP-2$ addr5=40H-7EH

Fig. 18-12 Data Flow when CALLT Instruction is Executed



Save the top address of the next instruction (return address) in the stack memory addressed by the stack pointer (SP) and decrement the SP, then set the contents of the memory (branch destination address table) addressed by the effective address made up of 5-bit immediate data ta in the operation code in the program counter (PC) and branch to the address indicated by the memory contents.

The branch destination address table must be placed in addresses 0040H-007FH.

Describe the branch destination address table address directly with a label or numeric value in the operand addrs.

Remarks: The branch destination address table can be placed in the external memory area (8040H-807FH) by setting the TPF flag to 1.

Description example: CALL [TBL1]; Branch to the address addressed by the contents of the table specified by label TBL1.

CALL rpl

Function:
$$(SP-1) \leftarrow (PC+2)_{\dot{H}}, (SP-2) \leftarrow (PC+2)_{\dot{L}},$$

 $PC_{\dot{H}} \leftarrow rpl_{\dot{H}}, PC_{\dot{L}} \leftarrow rpl_{\dot{L}}, SP \leftarrow SP-2$

Save the top address of the next instruction (return address) in the stack memory addressed by the stack pointer (SP) and decrement the SP, then set the contents of the 16-bit register pair specified in the operand in the program counter (PC) for a branch.

Flag operation: No change

CALL [rp1]

Function:
$$(SP-1) \leftarrow (PC+2)_H$$
, $(SP-2) \leftarrow (PC+2)_L$, $PC_H \leftarrow (rp1+1)$, $PC_L \leftarrow (rp1)$, $SP \leftarrow SP-2$

Save the top address of the next instruction (return address) in the stack memory addressed by the stack pointer (SP) and decrement the SP, then set the contents of the 2-bit area of the memory addressed by the contents of the 16-bit register pair specified in the operand in the program counter (PC) for a branch.

BRK

Function: (SP-1)
$$\longrightarrow$$
 PSW_H, (SP-2) \longrightarrow PSW_L, (SP-3) \longrightarrow (PC+1)_H, (SP-4) \longrightarrow (PC+1)_L, PC_L \longrightarrow (003EH), PC_H \longrightarrow (003FH), SP \longrightarrow SP-4, IE \longrightarrow 0

Save the top address of the next instruction (return address) and the program status word (PSW in the stack memory addressed by the stack pointer and decrement the SP, then set the BRK instruction branch destination address table (003EH and 003FH) contents in the program counter (PC) for branch. Reset the IE flag to 0 to disable the subsequent maskable interrupt requests. (The BRK instruction is acknowledged even in the DI state (IE=0).

Flag operation: No change

RET

Function:
$$PC_L \leftarrow (SP)$$
, $PC_H \leftarrow (SP+1)$, $SP \leftarrow SP+2$

Restore the contents of the stack memory addressed by the stack pointer (SP) to the program counter, then increment the SP contents.

RETB

Function: $PC_L \leftarrow (SP)$, $PC_H \leftarrow (SP+1)$,

 PSW_{I} -- (SP+2), PSW_{H} -- (SP+3), SP -- SP+4

Restore the contents of the stack memory addressed by the stack pointer (SP) to the program counter (PS) and program status word (PSW), then increment the SP contents.

The RETB instruction is used to return from BRK instruction or operation code trap.

Flag operation: -

Caution: To return from the interrupt service routine accompanying BRK instruction or operation code trap, be sure to use the RETB instruction.

If the RETI instruction is used, the interrupt control circuit does not operate normally.

RETI

Function: $PC_L \longrightarrow (SP)$, $PC_H \longrightarrow (SP+1)$, $PSW_L \longrightarrow (SP+2)$, $PSW_H \longrightarrow (SP+3)$, $SP \longrightarrow SP+4$

Restore the contents of the stack memory addressed by the stack pointer (SP) to the program counter (PC) and program status word (PSW), then increment the SP contents.

The RETI instruction is used to return from interrupt service routine.

Flag operation: -

Caution: To return from the interrupt service routine accompanying BRK instruction or operation code trap, do not use the RETI instruction.

18.6.13 Stack handling instruction

PUSH sfrp

Function: (SP-1) — sfr_H , (SP-2) — sfr_L , SP — SP-2 Save the contents of the special function register (register that can be handled in 16-bit units) in the stack memory addressed by the stack pointer (SP), then decrement the SP.

Flag operation: No change

PUSH post

Function: $\{(SP-1) \longrightarrow post_H, (SP-2) \longrightarrow post_L, SP \longrightarrow SP-2\} \times n$ (n is the number of register pairs described as post) Save the contents of the 16-bit register pair specified in the operand in the stack memory, then decrement the SP.

More than one register pair name can be described in the operand post.

The save operation is performed starting at the register pair assigned to bit 7 of the 8-bit immediate data in the second byte (Post Byte).

The upper half of the register pair is saved in the stack addressed by (SP-2n+1) and the lower half is saved in the stack addressed by (SP-2n).

PUSH PSW

Function: (SP-1) — PSW_H , (SP-2) — PSW_L , SP — SP-2Save the program status word (PSW) contents in the stack memory addressed by the stack pointer (SP) and decrement the SP.

Flag operation: No change

PUSHU post

Function: $\{(\text{UP-1}) \longrightarrow \text{post}_H, (\text{UP-2}) \longrightarrow \text{post}_L, \text{UP} \longrightarrow \text{UP-2}\} \times n$ (n is the number of register pairs described as post) Save the contents of the 16-bit register pair specified in the operand in the memory addressed by the user stack pointer (UP), then decrement the UP. More than one register pair name can be described in the operand post.

The save operation is performed starting at the register pair assigned to bit 7 of the 8-bit immediate data in the second byte (Post Byte).

The upper half of the register pair is saved in the memory addressed by (UP-2n+1) and the low half is saved in the stack addressed by (UP-2n).

Flag operation: No change

POP sfrp

Function: $sfr_L ext{ } ext{$\sim$ SP, } sfr_H ext{\sim } (SP+1), SP ext{\sim SP+2}$ Restore the contents of the stack memory addressed by the stack pointer (SP) to the special function register (register that can be handled in 16-bit units), then increment the SP.

POP post

Function:

{post}_L — (SP), post}_H — (SP+1), SP — SP+2} x n (n is the number of register pairs described as post) Restore the contents of the stack memory addressed by the stack pointer (SP) to the 16-bit register pair specified in the operand, then increment the SP. More than one register pair name can be described in the operand post.

The transfer operation is performed starting at the register pair assigned to bit 0 of the 8-bit immediate data in the second byte (Post Byte). The contents of the stack addressed by (SP+2n-2) are restored to the lower half of the register pair and the contents of the stack addressed by (SP+2n-1) are restored to the upper half.

Flag operation: No change

POP PSW

Function: $PSW_L \longrightarrow (SP)$, $PSW_H \longrightarrow (SP+1)$, $SP \longrightarrow SP+2$ Restore the contents of the stack memory addressed by the stack pointer (SP) to the program status word (PSW) and decrement the SP.

Flag operation:

S Z AC P/V CY

R R R R R

POPU post

Function: {post}_L — (UP), post_H — (UP+1), UP — UP+2} x n (n is the number of register pairs described as post) Restore the contents of the stack memory addressed by the user stack pointer (UP) in the register pair specified in the operand, then increment the UP. More than one register pair name can be described in

The transfer operation is performed starting at the register pair assigned to bit 0 of the 8-bit immediate data in the second byte (Post Byte). The contents of the stack addressed by (UP+2n-2) are restored to the lower half of the register pair and the contents of the stack addressed by (UP+2n-1) are restored to the upper half.

Flag operation: No change

the operand post.

MOVW SP, #word

Function: SP word word=0000H-FDFEH (any desired addresses) word=FE00H-FFFEH (limited to even addresses)

Transfer the 16-bit immediate data specified in the second operand to the stack pointer (SP).

Flag operation: No change

MOVW SP, AX

Function: SP - AX

Transfer the 16-bit register pair AX contents to the stack pointer (SP).

When AX contains 0000H-FDFEH, any desired address can be used, but when it contains FE00H-FEFEH, only even addresses can be used.

MOVW AX, SP

Function: AX - SP

Transfer the stack pointer (SP) contents to the 16-bit register pair AX.

Flag operation: No change

INCW SP

Function: SP ← SP+1

Increment the stack pointer (SP) contents by one. If an interrupt is acknowledged when the address stored in the SP is an odd address of FE00H-FEFFH, an error may be caused. Therefore, be sure to set the stored address to an even address.

Flag operation: No change

DECW SP

Function: SP - SP-1

Decrement the stack pointer (SP) contents by one. If an interrupt is acknowledged when the address stored in the SP is an odd address of FE00H-FEFFH, an error may be caused. Therefore, be sure to set the stored address to an even address.

18.6.14 Special instructions

CHKL sfr

Function: (Pin level) ♥ (signal level at prestage of output buffer)

Exclusive-OR the pin level with the signal level at the prestage of the output buffer and set the result in the flags S and Z.

Flag operation:

CHKLA sfr

Function: A - (pin level) \(\text{(signal level at presentage of output buffer)} \)

Exclusive-OR the pin level with the signal level at the prestage of the output buffer and set the result in the A register.

Flag operation:

s	Z	¹ AC	P/V	CY
×	х		P	

18.6.15 Unconditional branch instructions

BR laddr16

Function: PC - addr16

addr16=0000H-FDFFH

Transfer the 16-bit immediate data specified in the operand to the program counter (PC) for a branch to the address addressed by the PC.

A branch can be taken to memory addresses 0000H-FDFFH.

Flag operation: No change

Caution: Instructions cannot be fetched from addresses FE00H-FFFFH. Do not describe any of the instructions in addr16.

Description example: BR BLK3; Branch to the address indicated by label BLK3.

BR rpl

Function: $PC_H - rpl_H$, $PC_L - rpl_L$ Transfer the contents of the 16-bit register pair specified in the operand to the program counter (PC) for a branch to the address addressed by the PC. A branch can be taken to memory addresses 0000H-FDFFH.

Flag operation: No change

Caution: Instructions cannot be fetched from address FE00H-FFFFH. Do not set any of the addresses in rpl. BR [rpl]

Function: $PC_H \leftarrow (rpl+1), PC_L \leftarrow (rpl)$

Transfer the contents of the 2-byte area of the memory addressed by the contents of the 16-bit register pair specified in the operand to the program counter (PC) for a branch to the address addressed by the PC.

A branch can be taken to memory addresses 0000H-FDFFH.

Flag operation: No change

Caution: Instructions cannot be fetched from address FE00H-FFFFH. Do not set any of the addresses in rpl.

BR \$addr16

Function: PC --- PC+2+jdisp addr16=(PC-126)- (PC+129)

Transfer the value resulting from adding 8-bit displacement value jdisp in the second byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

18.6.16 Conditional branch instructions

BC \$addr16 BL \$addr16

Function: PC — PC+2+jdisp if CY=1 addr16=(PC-126)-(PC+129)
When the carry flag is 1, transfer the value resulting from adding 8-bit displacement value jdisp in the second byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BNC \$addr16 BNL \$addr16

Function: PC — PC+2+jdisp if CY=0 addr16=(PC-126)-(PC+129)
When the carry flag is 0, transfer the value resulting from adding 8-bit displacement value jdisp in the second byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BZ \$addr16 BE \$addr16

Function: PC — PC+2+jdisp if Z=1 addr16=(PC-126)-(PC+129)
When the zero flag is 1, transfer the value resulting
from adding 8-bit displacement value jdisp in the
second byte of the operation code to the top address
of the next instruction to the program counter (PC)
for a branch to the address addressed by the PC.
jdisp is handled as signed two's complement data
(-128 to +127) and bit 7 becomes a sign bit.
Describe the branch destination address directly
with a label or numeric value in the operand addr16
by considering the branch range.

Flag operation: No change

Description example:

DEC OFE20H

BZ \$ JMP

; Decrement the contents of the memory addressed by FE20H by one. When the memory contains 0, branch to the address indicated by label JMP. (However the branch destination must range from "top address of the next instruction -128" to "top address +127".

BNZ \$addr16 BNE \$addr16

Function: PC -- PC+2+jdisp if Z=0 addr16=(PC-126)-(PC+129)
When the zero flag is 0, transfer the value resulting
from adding 8-bit displacement value jdisp in the
second byte of the operation code to the top address
of the next instruction to the program counter (PC)
for a branch to the address addressed by the PC.
jdisp is handled as signed two's complement data
(-128 to +127) and bit 7 becomes a sign bit.
Describe the branch destination address directly
with a label or numeric value in the operand addr16
by considering the branch range.

Flag operation: No change

BV \$addr16 BPE \$addr16

Function: PC — PC+2+jdisp if P/V=1 addr16=(PC-126)-(PC+129) When the parity/overflow flag is 1, transfer the value resulting from adding 8-bit displacement value jdisp in the second byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BNV \$addr16 BPO \$addr16

Function: PC — PC+2+jdisp if P/V=0 addr16=(PC-126)-(PC+129) When the parity/overflow flag is 0, transfer the value resulting from adding 8-bit displacement value jdisp in the second byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly

with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BN \$addr16

Function: PC — PC+2+jdisp if S=1 addr16=(PC-126)-(PC+129)
When the sign flag is 1, transfer the value resulting from adding 8-bit displacement value jdisp in the second byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BP Saddr16

Function: PC — PC+2+jdisp if S=0 addr16=(PC-126)-(PC+129)
When the sign flag is 0, transfer the value resulting
from adding 8-bit displacement value jdisp in the
second byte of the operation code to the top address
of the next instruction to the program counter (PC)
for a branch to the address addressed by the PC.
jdisp is handled as signed two's complement data
(-128 to +127) and bit 7 becomes a sign bit.
Describe the branch destination address directly
with a label or numeric value in the operand addr16
by considering the branch range.

Flag operation: No change

BGT \$addr16

Function: PC \leftarrow PC+3+jdisp if (P/V \forall S) V Z=0

addr16=(PC-125)-(PC+130)

Exclusive-OR the parity/overflow flag contents with the sign flag contents and OR the result with the zero flag contents. When the result of ORing is 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Description example: CMP A, #0FH

BGT \$MR2; Branch to the address indicated by label MR2 if the two's complement data in the A register is greater than FH.

BGE \$addr16

Function: PC \leftarrow PC+3+jdisp if P/V \forall S=0

addr16=(PC-125)-(PC+130)

Exclusive-OR the parity/overflow flag contents with the sign flag contents. When the result is 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BLT Saddr16

Function: PC ← PC+3+jdisp if P/V ¥ S=1

addr16=(PC-125)-(PC+130)

Exclusive-OR the parity/overflow flag contents with the sign flag contents. When the result is 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BLE \$addr16

Function: PC \longrightarrow PC+3+jdisp if (P/V \forall S) V Z=1

addr16=(PC-125)-(PC+130)

Exclusive-OR the parity/overflow flag contents with the sign flag contents and OR the result with zero flag contents. When the result of ORing is 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BH \$addr16

Function: PC -- PC+3+jdisp if Z V CY=0

addr16=(PC-125)-(PC+130)

OR the zero flag contents with the carry flag contents. When the result is 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BNH \$addr16

Function: PC \leftarrow PC+3+jdisp if Z V CY=1

addr16 = (PC-125) - (PC+130)

OR the zero flag contents with the carry flag contents. When the result is 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BT saddr. bit, \$addr16

Function: PC --- PC+3+jdisp if (saddr.bit) =1

addr16=(PC-125)-(PC+130)

saddr=FE20H-FF1FH

bit=0-7

When the short direct memory bit addressed in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. jdisp is handled as signed two's complement data

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the short direct memory bit address or label in the first operand saddr.bit as it is and the branch destination address directly with a label or numeric value in the second operand addr16 by considering the branch range.

BT sfr.bit, \$addr16

Function: PC --- PC+4+jdisp if sfr.bit=1

addr16=(PC-124)-(PC+131) bit=0-7

When the bit of the special function register specified in the first operand, addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the fourth byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the second operand addr16 by considering the branch range.

Flag operation: No change

BT A.bit, \$addr16

Function: PC -- PC+3+jdisp if A.bit=1

addr16=(PC-125)-(PC+130) bit=0-7

When the A register bit addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the second operand addr16 by considering the branch range.

Flag operation: No change

Description example: BT A.3, \$JMP1; Branch to the address indicated by label JMP1 if A register bit 3 is "1".

BT X.bit, \$addr16

Function: PC --- PC+3+jdisp if X.bit=1

addr16=(PC-125)-(PC+130) bit=0-7

When the X register bit addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BT PSWH.bit, \$addr16

Function: PC \leftarrow PC+3+jdisp if PSW_H.bit=1

addr16=(PC-125)-(PC+130) bit=0-7

When the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BT PSWL.bit, \$addr16

Function: PC \leftarrow PC+3+jdisp if PSW_L.bit=1

addr16=(PC-125)-(PC+130) bit=0-7

When the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BF saddr.bit, \$addr16

Function: PC --- PC+4+jdisp if (saddr.bit) =0

addr16 = (PC-124) - (PC+131)

saddr=FE20H-FF1FH

bit=0-7

When the short direct memory bit addressed in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the fourth byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the short direct memory bit address or label in the first operand saddr.bit as it is and the branch destination address directly with a label or numeric value in the second operand addr16 by considering the branch range.

BF sfr.bit, \$addr16

Function: PC -- PC+4+jdisp if sfr.bit=0

addr16=(PC-124)-(PC+131) bit=0-7

When the bit of the special function register specified in the first operand, addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the fourth byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BF A.bit, \$addr16

Function: PC --- PC+3+jdisp if A.bit=0

addr16=(PC-125)-(PC+130) bit=0-7

When the A register bit addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BF X.bit, \$addr16

Function: PC --- PC+3+jdisp if X.bit=0

addr16=(PC-125)-(PC+130) bit=0-7

When the X register bit addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BF PSWH.bit, \$addr16

Function: PC --- PC+3+jdisp if PSW_H.bit=0

addr16=(PC-125)-(PC+130) bit=0-7

When the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BT PSWL.bit, \$addr16

Function: PC ← PC+3+jdisp if PSW_{T.}.bit=0

addr16=(PC-125)-(PC+130) bit=0-7

When the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BTCLR saddr.bit, \$addr16

Function: PC --- PC+4+jdisp if (saddr.bit) =1
then clear
addr16=(PC-124)-(PC+131)
saddr=FE20H-FF1FH
bit=0-7

When the short direct memory bit addressed in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the fourth byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the short direct memory bit address or label in the first operand saddr.bit as it is and the branch destination address directly with a label or numeric value in the second operand addr16 by considering the branch range.

BTCLR sfr.bit, \$addr16

Function: PC ← PC+4+jdisp if sfr.bit=1

then clear

addr16=(PC-124)-(PC+131)

bit=0-7

When the bit of the special function register specified in the first operand, addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from 8-bit displacement value jdisp in the fourth byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BTCLR A.bit, \$addr16

Function: PC --- PC+3+jdisp if A.bit=1

then clear addr16=(PC-125)-(PC+130) bit=0-7

When the A register bit addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, reset the bit to 0.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BTCLR X.bit, \$addr16

Function: PC -- PC+3+jdisp if X.bit=1

then clear addr16=(PC-125)-(PC+130)

bit=0-7

When the X register bit addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, reset the bit to 0. jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BTCLR PSWH.bit, \$addr16

Function: PC - PC+3+jdisp if PSW_H.bit=1

then clear addr16=(PC-125)-(PC+130) bit=0-7

When the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, reset the bit to 0.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BTCLR PSWL.bit, \$addr16

Function: PC -- PC+3+jdisp if PSW_L.bit=1

then clear addr16=(PC-125)-(PC+130) bit=0-7

When the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 1, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, reset the bit to 0.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: If the specified flag is "1", it is reset to 0.

Description example: BTCLR PSWL.3, \$0F6EH; Reset UF flag to 0 if the flag is "1" and branch to address F6EH.

BFSET saddr.bit, \$addr16

Function: PC --- PC+4+jdisp if (saddr.bit) =0
then set
addr16=(PC-124)-(PC+131)
saddr=FE20H-FF1FH
bit=0-7

When the short direct memory bit addressed in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the fourth byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then set the addressed bit to 1.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BESET sfr.bit, \$addr16

Function: PC --- PC+4+jdisp if sfr.bit=0

then set

addr16=(PC-124)-(PC+131)

bit=0-7

When the bit of the special function register specified in the first operand, addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the fourth byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, set the addressed bit to 1.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BFSET A.bit, \$addr16

Function: PC -- PC+3+jdisp if A.bit=0

then set

addr16=(PC-125)-(PC+130)

bit=0-7

When the A register bit addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, set the addressed bit to 1.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

BFSET X.bit, \$addr16

Function: PC ← PC+3+jdisp if X.bit=0

then set addr16=(PC-125)-(PC+130) bit=0-7

When the X register bit addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, set the addressed bit to 1.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BFSET PSWH.bit, \$addr16

Function: PC \longrightarrow PC+3+jdisp if PSW_H.bit=0

then set

addr16=(PC-125)-(PC+130)

bit=0-7

When the bit of the high-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, set the addressed bit to 1.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

BFSET PSWL.bit, \$addr16

Function: PC -- PC+3+jdisp if PSW_{T.}.bit=0

then set addr16=(PC-125)-(PC+130) bit=0-7

When the bit of the low-order eight bits of the program status word (PSW), addressed by the 3-bit immediate data in the first operand is set to 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC. Then, set the addressed bit to 1.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: If the specified flag is "0", it is set to 1.

DBNZ r2, \$addr16

Function: $r2 \rightarrow r2-1$, then PC \rightarrow PC+2+jdisp if $r2\neq 0$ addr16=(PC-126)-(PC+129)

Decrement the contents of the 8-bit register specified in the first operand by one. If the result is not 0, transfer the value resulting from adding 8-bit displacement value jdisp in the second byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

Flag operation: No change

DBNZ saddr, \$addr16

Function: (saddr) \leftarrow (saddr)-1 then PC \leftarrow PC+3+jdisp is (saddr) \neq 0

addr16=(PC125)-(PC+130)

saddr=FE20H-FF1FH

Decrement the contents of the short direct memory specified in the first operand by one. If the result is not 0, transfer the value resulting from adding 8-bit displacement value jdisp in the third byte of the operation code to the top address of the next instruction to the program counter (PC) for a branch to the address addressed by the PC.

jdisp is handled as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

Describe the branch destination address directly with a label or numeric value in the operand addr16 by considering the branch range.

18.6.17 Context switching instruction

BRKCS RBn

Function: RBS2-0 \longrightarrow n, PC $_{\rm H}$ \longrightarrow R5, PC $_{\rm L}$ \longrightarrow R4, R7 \longrightarrow PSW $_{\rm H}$, R6 \longrightarrow PSW $_{\rm L}$, RSS \longrightarrow 0, IE \longrightarrow 0 n=0-7 Set 3-bit immediate data N $_{\rm 2-0}$ in the operation code in the register bank selection flag (RBS2-0) to select register bank n described in the operand. Exchange the contents of the 8-bit registers R5 and R4 of the register bank and the program counter (PC) and save the program status word (PSW) contents in the 8-bit register R7 and R6 for a branch to the address set in R5 and R4. Then, reset the RSS and IE flags to 0.

Flag operation: No change

function.

RETCS !addr16

Function: $PC_H \longrightarrow R5$, $PC_L \longrightarrow R4$, $R5 \longrightarrow addr16_H$, $R4 \longrightarrow addr16_L$, $PSW_H \longrightarrow R7$, $PSW_L \longrightarrow R6$

addr16=0000H-FDFFH

Transfer the contents of 8-bit register R7 to R4 in the register bank specified during execution of the RETCS instruction to the program status word (PSW) and program counter (PC) and return to the address set in R5 and R4. Then, transfer the 16-bit immediate data specified in the operand to R5 and R4. The RETCS instruction is effective for context switching when an interrupt request occurs; it is used to return from context switching branch instruction. addr16 described in the operand becomes branch destination address when the same register bank is again specified by the context switching

Flag operation:

S	Z	AC	TP/V	CY
R	R	R	R	R

Caution 1: Instructions cannot be fetched from address FE00H-FFFFH. Do not describe any of the addresses in addr16.

2: To return from BRKCS instruction branch processing, do not use the RETCS instruction.

RETCSB !addr16

Function: $PC_H \leftarrow R5$, $PC_L \leftarrow R4$, $R5 \leftarrow addr16_H$, $R4 \leftarrow addr16_L$, $PSW_H \leftarrow R7$, $PSW_L \leftarrow R6$

addr16=0000H-FDFFH

Transfer the contents of 8-bit register R7 to R4 in the register bank specified during execution of the RETCSB instruction to the program status word (PSW) and program counter (PC).

Then, return to the address set in R5 and R4. The BRKCSB instruction is used to return from the BRKCS instruction (See 13.5).

Flag operation:

S	Z	AC	P/V	CY
R	R	R	R	R

Caution: To return from the interrupt service routine started by executing the BRKCS instruction, be sure to use the RETCSB instruction.

If the RETCS instruction is used, the interrupt control circuit does not operate normally.

18.6.18 String instructions

MOVM [DE+],A
MOVM [DE-],A

Function: $\{(DE) \longrightarrow A, DE \longrightarrow DE+1/-1, C \longrightarrow C-1\}$ End if C=0

Transfer the A register contents to the memory addressed by the register pair DE and increment/decrement the register pair DE contents by one. Then, decrement the C register contents by one. Repeat these steps until the C register contains 0.

Flag operation: No change

Description example:

MOV R2, #00H ; C — OH

MOV R1, #00H ; A — 00H

MOVW RP6, #FE00H ; DE — FE00H

MOVM [DE+], A ; Clear RAM of FE00H-FEFFH.

MOVBK [DE+], [HL+]
MOVBK [DE-], [HL-]

Function: {(DE) - (HL), DE - DE+1/-1, HL - HL+1/-1, C - C-1} End if C=0

Transfer the contents of the memory addressed by the register pair HL to the memory addressed by the register pair DE and increment/decrement the register pair DE and HL contents by one. Then, decrement the C register contents by one. Repeat these steps until the C register contains 0.

Description example:

MOV R2, #10H ; C — 10H MOVW RP6, #3000H ; DE — 3000H MOVW RP7, #5000H ; HL — 5000H

MOVBK [DE+],[HL+] ; Transfer the contents of memory addresses 5000H-500FH to memory

addresses 3000H-300FH.

XCHM [DE+],A XCHM [DE-],A

Function: {(DE) \longrightarrow A, DE \longrightarrow DE+1/-1, C \longrightarrow C-1} End if C=0

Exchange the contents of the A register and the memory addressed by the register pair DE and increment/decrement the register pair DE contents by one. Then, decrement the C register contents by one. Repeat these steps until the C register contains 0.

Flag operation: No change

Description example:

MOV R2, #10H ; C — 10H MOV R1, #00H ; A — 00H MOVW RP6, #3050H ; DE — 3050H

XCHM [DE+],A ; Shift the contents of memory addresses 3050H-305FH backward one address (Address 3050H

contents are set to 0.)

Function: {(DE)
$$\longrightarrow$$
 (HL), DE \longrightarrow DE+1/-1, HL \longrightarrow HL+1/-1, C \longrightarrow C-1}

End if C=0

Exchange the contents of the memory addressed by the register pair HL to the memory addressed by the register pair DE and increment/decrement the register pair DE and HL contents by one. Then, decrement the C register contents by one. Repeat these steps until the C register contains 0.

Flag operation: No change

CMPME [DE+],A

CMPME [DE-],A

Function: $\{(DE)-A, DE \longrightarrow DE+1/-1, C \longrightarrow C-1\}$

End if C=0 or Z=0

Compare the A register contents with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE contents by one, and decrement the C register contents by one.

Repeat these steps until a mismatch is found as a result of the comparison or the C register contains 0.

Execution of the instruction does not affect the A register contents or the contents of the memory addressed by the register pair DE.

Flag operation:

S Z AC P/V CY

x x x V x

Function: $\{(DE)-(HL), DE \longrightarrow DE+1/-1, HL \longrightarrow HL+1/-1, C \longrightarrow C-1\}$

End if C=0 or Z=0

Compare the contents of the memory addressed by the register pair HL with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE and HL contents by one, and decrement the C register contents by one. Repeat these steps until a mismatch is found as a result of the comparison or the C register contains 0.

Execution of the instruction does not affect the contents of the memory locations addressed by the register pairs HL and DE.

CMPMNE [DE+],A
CMPMNE [DE-],A

Function: $\{(DE)-A, DE \longrightarrow DE+1/-1, C \longrightarrow C-1\}$

End if C=0 or Z=1

Compare the A register contents with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE contents by one, and decrement the C register contents by one.

Repeat these steps until a match is found as a result of the comparison or the C register contains 0.

Execution of the instruction does not affect the A register contents or the contents of the memory addressed by the register pair DE.

S	Z	AC	P/V	CY
х	х	х	V	х

Description example:

MOV R2, #00H

; C - 00H

MOVW RP6, #3000H

; DE - 3000H

CMPMNE[DE+], A

BZ

; Branch to the address indicated by label JMP if any of addresses 3000H-30FFH contains the same value as the A register.

CMPBKNE [DE+], [HL+]
CMPBKNE [DE-], [HL-]

Function: $\{(DE)-(HL), DE \longrightarrow DE+1/-1, HL \longrightarrow HL+1/-1, C \longrightarrow C-1\}$

End if C=0 or Z=1

Compare the contents of the memory addressed by the register pair HL with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE and HL contents by one, and decrement the C register contents by one. Repeat these steps until a match is found as a result of the comparison or the C register contains 0.

Execution of the instruction does not affect the contents of the memory locations addressed by the register pairs HL and DE.

Flag operation:

S	Z	AC	P/V	CY
ж	x	х	V	х

CMPMC [DE+],A CMPMC [DE-],A

Function: $\{(DE)-A, DE \longrightarrow DE+1/-1, C \longrightarrow C-1\}$

End if C=0 or CY=0

Compare the A register contents with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE contents by one, and decrement the C register contents by one.

Repeat these steps until the contents of the memory addressed by the register pair DE becomes greater than the A register contents as a result of the comparison or the C register contains 0.

Execution of the instruction does not affect the A register contents or the contents of the memory addressed by the register pair DE.

Flag operation:

S Z AC P/V CY

x x x V x

CMPBKC [DE+], [HL+]
CMPBKC [DE-], [HL-]

Function: {(DE)-(HL), DE \longrightarrow DE+1/-1, HL \longrightarrow HL+1/-1, C \longrightarrow C-1}

End if C=0 or CY=0

Compare the contents of the memory addressed by the register pair HL with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE and HL contents by one, and decrement the C register contents by one. Repeat these steps until the contents of the memory addressed by the register pair DE become greater than the contents of the memory addressed by the register pair HL as a result of the comparison or the C register contains 0.

Execution of the instruction does not affect the contents of the memory locations addressed by the register pairs HL and DE.

Flag operation:

S	Z	AC	P/V	CY
×	х	х	V	х

CMPMNC [DE+],A CMPMNC [DE-],A

Function: $\{(DE)-A, DE \longrightarrow DE+1/-1, C \longrightarrow C-1\}$ End if C=0 or CY=1

> Compare the A register contents with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE contents by one, and decrement the C register contents by one.

> Repeat these steps until the A register contents become greater than the contents of the memory addressed by the register pair DE as a result of the comparison or the C register contains 0.

> Execution of the instruction does not affect the A register contents or the contents of the memory addressed by the register pair DE.

Flag operation:

S Z AC P/V CY

x x x V x

Description example:

MOV R2, #00H ; C - 00H MOVW RP6, #8000H ; DE - 8000H

CLR1 CY ; CY - 0

CMPMNC [DE+], A

BC \$JMP ; Branch to the address indicated by label JMP if any of address- es 8000H-80FFH contains a greater value than the A regis-

ter.

Function: {(DE)-(HL), DE
$$\leftarrow$$
 DE+1/-1, HL \leftarrow HL+1/-1, C \leftarrow C-1}

End if C=0 or CY=1

Compare the contents of the memory addressed by the register pair HL with the contents of the memory addressed by the register pair DE, increment/decrement the register pair DE and HL contents by one, and decrement the C register contents by one. Repeat these steps until the contents of the memory addressed by the register pair HL become greater than the contents of the memory addressed by the register pair DE as a result of the comparison or the C register contains 0.

Execution of the instruction does not affect the contents of the memory locations addressed by the register pairs HL and DE

Flag operation:

s ¹	Z	'AC	P/V	CY
х	х	х	V	х

18.6.19 CPU control instructions

MOV STBC, #byte

Function: STBC -- byte byte=00H-FFH

Set the 8-bit immediate data specified in the second

operand in the standby control register (STBC).

This instruction has a special operation code to set

the STBC register.

Flag operation: No change

Description example: MOV STBC, #01H, Set HALT mode.

MOV WDM, #byte

Function: WDM -- byte byte=00H-FFH

Set the 8-bit immediate data specified in the second operand in the watchdog timer mode register (WDM). This instruction has a special operation code to set

the WDM register.

Flag operation: No change

SWRS

Function: RSS - RSS

Invert the register set selection flag (RSS) con-

tents.

SEL RBn

Function: RBS2-0 \leftarrow n, RSS \leftarrow 0 n=0-7 Set the 3-bit immediate data in the operation code (N₀₋₂) in the register bank selection flag (RBS0-RBS2) to select the register bank described in the operand. Reset the register set selection flag (RSS) to 0.

Flag operation: No change

SEL RBn, ALT

Flag operation: No change

NOP

Function: No Operation

Perform no operation and consume two clocks.

Function: IE - 1

Set the interrupt request enable flag (IE) to 1. Whether maskable interrupt acknowledge is enabled or disabled is controlled by setting the interrupt request control registers.

Flag operation: No change

DI

Function: IE - 0

Reset the interrupt request enable flag (IE) to 0 to disable acknowledge of every maskable interrupt.

CHAPTER 4 BLOCK FUNCTION OUTLINE

4.1 Execution Unit

The execution unit (EXU) executes address calculation, arithmetic and logical operations, data transfer, etc., under the microprogram control.

The EXU contains 256-byte main RAM. Eight register banks are mapped in the EXU internal main RAM.

4.2 Bus Control Unit

The bus control unit (BCU) starts necessary bus cycles based on the physical address provided by the execution unit (EXU). When the EXU does not request bus cycle start, the BCU generates an address for prefetch and fetches a given instruction. The code of the prefetched instruction is read into a 3-byte instruction queue.

4.3 Program Memory/Data Memory

This block consists of 32K-byte program memory (ROM) and 768-byte data memory (peripheral RAM). However, the uPD78330 does not contain the ROM.

If the $\overline{\text{EA}}$ pin of the uPD78334, 78P334 is fixed low, an access to the uPD78334 internal mask ROM, PROM can be inhibited.

4.4 Ports

Table 4-1 lists the uPD78334 port types.

Every port can be handled bit-wise as well as in 8-bit units for extremely versatile control. In addition to digital port operation, the ports function of on-chip hardware input/output pins as dual function.

Table 4-1 Port Function and Dual Function

Port name	Port function	Dual function
Port 0	8-bit input/output port. Input or output mode can be specified bit-wise.	Real-time output port (RTP) in control mode.
Port 1	8-bit input/output port. Input or output mode can be specified bit-wise.	Real-time pulse unit (RPU) output in control mode.
Port 2	8-bit input-only port.	External interrupt input and real-time pulse unit (RPU) capture trigger input and count pulse input in control mode.
Port 3	8-bit input/output port. Input or output mode can be specified bit-wise.	Serial interface (UART or CSI) input/output and real-time pulse unit (RPU) output in control mode
Port 4(Note 1)	8-bit input/output port. Input or output mode can be specified in 8-bit units.	Address/data bus (ADO-AD7) when memory is expanded
Port 5(Note 1)	8-bit input/output port. Input or output mode can be specified bit-wise.	Address bus (A8-A15) when memory is expanded.
Port 7	8-bit input-only port.	A/D converter analog input in control mode
Port 8	8-bit input-only port.	A/D converter analog input in control mode.
Port 9(Note 2)	6-bit input/output port. Input or output mode can be specified bit-wise.	Control signal output when memory is expanded is connected. PWM signal output in control mode.

- Note 1: uPD78330 ports 4 (P4) and 5 (P5) function only as address/data bus and address bus respectively.
- Note 2: The low-order two bits of port 9 (P9) function as the RD and \overline{WR} signals. When the uPD78334 \overline{EA} pin is fixed low, the pins also function as the \overline{RD} and \overline{WR} signals.

4.5 Real-Time Pulse Unit (RPU)

The real-time pulse unit (RPU) consists of the following hardware devices:

- 18/16-bit timer/counter x 1
 18/16-bit compare registers x 5
 18/16-bit capture registers x 3
 18/16-bit capture/compare registers x 2
 pulse output lines x 6
- 16-bit timer/counter x 3
 16-bit compare registers x 5
 16-bit capture register x 1
 timer output pins x 5
- Real-time output port x 8

The RPU can perform programmable pulse output and pulse interval and frequency measurements.

The greatest feature of the real-time pulse unit lines in rich and multifunctional timer pulse output. A total of six timer pulse output lines such as toggle output, set output, and reset output can be controlled independently. In addition, the real-time output port output timing can be controlled.

The set and reset timings of real-time output port output are also controlled.

4.6 A/D Converter

High-speeds, high-resolution 10-bit A/D (analog/digital) converter is contained.

16 analog input lines (ANIO-ANII5) are contained and various functions are provided conforming to application such as the select mode, scan mode, and mix mode.

4.7 Serial Interface

Two independent serial interface channels of asynchronous serial interface (UART) and clocked serial interface are provided. Also, a baud rate generator common to both the channels is contained.

On the asynchronous serial interface, data is transferred through the TxD and RxD pins.

The clocked serial interface has the following two operation modes:

- 3-line serial I/O mode

 Data is transferred through the three pins of serial clock (SCK), serial input (SI), and serial output (SO).
- Serial bus interface (SBI) mode Data is transferred through the two pins of serial clock (\overline{SCK}) and serial data bus (SB0 or SB1).

4.8 Watchdog Timer

The watchdog timer is a free-running timer which has the nonmaskable interrupt function to prevent software upset or deadlock. A program error can be known by the fact that a watchdog timer overflow interrupt (INTWDT) occurs or the watchdog timer output pin $(\overline{\text{WDTO}})$ goes low. If the output is connected to the $\overline{\text{RESET}}$ pin, a program error can be prevented from causing an application system error.

4.9 PWM Output Unit

Two 8-bit precision PWM signal outputs are contained. PWM output can be used as digital-analog conversion output by connecting an external low-pass filter, etc. It is appropriate for actuator control signals of motors, etc.

4.10 Interrupt Controller

The interrupt controller handles various interrupt requests occurring from the peripheral hardware and the external (NMI and INTPO-INTP6) in any mode of context switching, vectored interrupt, and macro service. In addition, three interrupt priority levels are programmable by the software.