



**UNIVERSAL PROGRAMMABLE PERIPHERAL
 INTERFACE — 8-BIT MICROCOMPUTER**

DESCRIPTION The μPD8041 is a programmable peripheral interface intended for use in a wide range of microprocessor systems. Functioning as a totally self-sufficient controller, the μPD8041 contains an 8-bit CPU, 1K x 8 program memory, 64 x 8 data memory, I/O lines, counter/timer, and clock generator in a 40-pin DIP. The bus structure, data register, and status register enable easy interface to 8048, 8080A, or 8085A based systems.

- FEATURES**
- Fully Compatible with 8048, 8080A and 8085A Bus Structure
 - 8-Bit CPU with 1K x 8 ROM, 64 x 8 RAM, 8-Bit Timer/Counter, 18 I/O Lines
 - 4-Bit Status and 8-Bit Data Register for Asynchronous Slave-to-Master Interface
 - Interrupt, DMA, or Polled Operation
 - Expandable I/O
 - Two Interrupts
 - 40-Pin Plastic or Ceramic DIP
 - Single +5V Supply

PIN CONFIGURATION





Operating Temperature 0°C to +70°C
 Storage Temperature (Ceramic Package) -65°C to +150°C
 Storage Temperature (Plastic Package) -65°C to +125°C
 Voltage on Any Pin -0.5 to +7 Volts ①
 Power Dissipation 1.5 Watt

ABSOLUTE MAXIMUM RATINGS*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note ① With respect to ground.
 *T_a = 25° C

T_a = 0°C to +70°C; V_{DD} = V_{CC} = +5V ± 10%; V_{SS} = 0V

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Low Voltage (All except X ₁ and X ₂)	V _{IL}	-0.5		+0.8	V	
Input Low Voltage (X ₁ and X ₂ , RESET)	V _{IL1}	-0.5		0.6	V	
Input High Voltage (All except X ₁ , X ₂ , RESET)	V _{IH}	2.0		V _{CC}	V	
Input High Voltage (X ₁ , X ₂ , RESET)	V _{IH1}	3.8		V _{CC}	V	
Output Low Voltage (D ₀ -D ₇ , SYNC)	V _{OL}			0.45	V	I _{OL} = 2.0 mA
Output Low Voltage (All other outputs except PROG)	V _{OL1}			0.45	V	I _{OL} = 1.0 mA
Output Low Voltage (PROG)	V _{OL2}			0.45	V	I _{OL} = 1.0 mA
Output High Voltage (D ₀ -D ₇)	V _{OH}	2.4			V	I _{OH} = -400 μA
Output High Voltage (All other outputs)	V _{OH1}	2.4			V	I _{OH} = -50 μA
Input Leakage Current (I ₀ , T ₁ , RD, WR, CS, EA, A ₀)	I _{IL}			±10	μA	V _{SS} < V _{IN} < V _{CC}
Output Leakage Current (D ₀ -D ₇ ; High Z State)	I _{OL}			±10	μA	V _{SS} + 0.45 < V _{IN} < V _{CC}
V _{DD} Supply Current	I _{DD}			15	mA	
Total Supply Current	I _{CC} + I _{DD}			125	mA	
Low Input Source Current (P ₁₀ -P ₁₇ ; P ₂₀ -P ₂₇)	I _{LI}			0.5	mA	V _{IL} = 0.8V
Low Input Source Current (SS; RESET)	I _{LI1}			0.2	mA	V _{IL} = 0.8V

PIN IDENTIFICATION

PIN		
NO.	SYMBOL	FUNCTION
1,39	T ₀ , T ₁	Testable input pins using conditional transfer functions JT ₀ , JNT ₀ , JT ₁ , JNT ₁ . T ₁ can be made the counter/timer input using the STRT CNT instruction.
2	X ₁	One side of the crystal input for external oscillator or frequency source.
3	X ₂	The other side of the crystal input.
4	$\overline{\text{RESET}}$	Active-low input for processor initialization. RESET is also used for power down.
5	$\overline{\text{SS}}$	Single Step input (active-low). SS together with SYNC output allows the μPD8041 to "single-step" through each instruction in program memory.
6	$\overline{\text{CS}}$	Chip Select input (active-low). CS is used to select the appropriate μPD8041 on a common data bus.
7	EA	External Access input (active-high) is used for ROM verification.
8	$\overline{\text{RD}}$	Read strobe input (active-low). RD will pulse low when the master processor reads data and status words from the DATA BUS BUFFER or Status Register.
9	A ₀	Address input which the master processor uses to indicate if a byte transfer is a command or data.
10	$\overline{\text{WR}}$	Write strobe input (active-low). WR will pulse low when the master processor writes data or status words to the DATA BUS BUFFER or Status Register.
11	SYNC	The SYNC output pulses once for each μPD8041 instruction cycle. It can function as a strobe for external circuitry. SYNC can also be used together with SS to "single-step" through each instruction in program memory.
12-19	D ₀ -D ₇ BUS	The 8-bit, bi-directional, tri-state DATA BUS BUFFER lines by which the μPD8041 interfaces to the 8-bit master system data bus.
20	V _{SS}	Processor's ground potential.
21-24, 35-38	P ₂₀ -P ₂₇	PORT 2 is the second of two 8-bit, quasi-bi-directional I/O ports. P ₂₀ -P ₂₃ contain the four most significant bits of the program counter during external memory fetches. P ₂₀ -P ₂₃ also serve as a 4-bit I/O bus for the μPD8243, INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. PROG is used as an output strobe for the μPD8243.
26	V _{DD}	V _{DD} is +5V for normal operation of the μPD8041. V _{DD} is also the Low Power Standby input.
27-34	P ₁₀ -P ₁₇	PORT 1 is the first of two 8-bit quasi-bi-directional I/O ports.
40	V _{CC}	Primary power supply. V _{CC} must be +5V for the operation of the μPD8041.

μ PD8041

$T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{DD} = V_{CC} = +5\text{V}$; $V_{SS} = 0\text{V}$


AC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS		UNITS	TEST CONDITIONS
		MIN	MAX		
DBB READ					
CS, A ₀ Setup to RD ↓	t _{AR}	0		ns	
CS, A ₀ Hold after RD ↑	t _{RA}	0		ns	
RD Pulse Width	t _{RR}	250		ns	t _{CY} = 2.5 μs
CS, A ₀ to Data Out Delay	t _{AD}		150	ns	
RD ↓ to Data Out Delay	t _{RD}		150	ns	
RD ↑ to Data Float Delay	t _{DF}	10	100	ns	
Recovery Time between Reads and/or Writes	t _{RV}	1		μs	
Cycle Time	t _{CY}	2.5		μs	6 MHz Crystal
DBB WRITE					
CS, A ₀ Setup to WR ↓	t _{AW}	0		ns	
CS, A ₀ Hold after WR ↑	t _{WA}	0		ns	
WR Pulse Width	t _{WW}	250		ns	t _{CY} = 2.5 μs
Data Setup to WR ↑	t _{DW}	150		ns	
Data Hold after WR ↑	t _{WD}	0		ns	


The μPD8041 is a programmable peripheral controller intended for use in master/slave configurations with 8048, 8080A, 8085A, 8086 as well as most other 8-bit and 16-bit microprocessors. The μPD8041 functions as a totally self-sufficient controller with its own program and data memory to unburden the master CPU effectively from I/O handling and peripheral control functions. The μPD8041 is an intelligent peripheral device which connects directly to the master processor bus to perform control tasks which offload main system processing and more efficiently distribute processing functions.

FUNCTIONAL DESCRIPTION

READ OPERATION – DATA BUS BUFFER REGISTER



WRITE OPERATION – DATA BUS BUFFER REGISTER



TIMING WAVEFORMS

MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								CYCLES	BYTES	FLAGS					
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			C	AC	F ₀	F ₁	IBF	DBF
ACCUMULATOR																		
ADD A, = data	(A) ← (A) + data	Add Immediate the specified Data to the Accumulator.	0	0	0	0	0	0	1	1	2	2	•					
ADD A, Rr	(A) ← (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	1	1	0	1	r	r	r	1	1	•					
ADD A, @Rr	(A) ← (A) + ((Rr)) for r = 0 - 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•					
ADDC A, = data	(A) ← (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0	0	0	1	0	0	1	1	2	2	•					
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•					
ADDC A, @Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•					
ANL A, = data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0	1	0	1	0	0	1	1	2	2						
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1						
ANL A, @Rr	(A) ← (A) AND ((Rr)) for r = 0 - 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1						
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1						
CLR A	(A) ← 0	CLEAR the contents of the Accumulator	0	0	1	0	0	1	1	1	1	1						
DA A		DECIMAL ADJUST the contents of the Accumulator	0	1	0	1	0	1	1	1	1	1						
DEC A	(A) ← (A) - 1	DECREMENT by 1 the accumulator's contents	0	0	0	0	0	1	1	1	1	1						
INC A	(A) ← (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1						
ORL A, = data	(A) ← (A) OR data	Logical OR or specified immediate data with Accumulator.	0	1	0	0	0	0	1	1	2	2						
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1						
ORL A, @Rr	(A) ← (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	0	0	0	r	1	1						
RL A	(AN + 1) ← (AN) (A ₆) ← (A ₇) for N = 0 - 6	Rotate Accumulator left by 1-bit without carry	1	1	1	0	0	1	1	1	1	1						
RLC A	(AN + 1) ← (AN), N = 0 - 6 (A ₆) ← (C) (C) ← (A ₇)	Rotate Accumulator left by 1-bit through carry	1	1	1	1	1	0	1	1	1	1	•					
RR A	(AN) ← (AN + 1), N = 0 - 6 (A ₇) ← (A ₆)	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1						
RRC A	(AN) ← (AN + 1), N = 0 - 6 (A ₇) ← (C) (C) ← (A ₆)	Rotate Accumulator right by 1-bit through carry	0	1	1	0	0	1	1	1	1	1	•					
SWAP A	(A ₄₋₇) ← (A ₀₋₃)	Swap the 2 4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1						
XRL A, = data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1	1	0	1	0	0	1	1	2	2						
XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1						
XRL A, @Rr	(A) ← (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1						
BRANCH																		
DJNZ Rr, addr	(Rr) ← (Rr) - 1, r = 0 - 7 if (Rr) ≠ 0 IPC 0 - 7) ← addr	Decrement the specified register and test contents.	1	1	1	0	1	r	r	r	2	2						
JBb addr	(PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b ₂	b ₁	b ₀	1	0	0	1	0	2	2						
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1	1	1	1	0	1	1	0	2	2						
JFO addr	(PC 0 - 7) ← addr if FO = 1 (PC) ← (PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	1	0	1	1	0	1	1	0	2	2						
FF1 addr	(PC 0 - 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0	1	1	1	0	1	1	0	2	2						
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	a ₁₀	a ₉	a ₈	0	0	1	0	1	2	2						
JMPP @A	(PC 0 - 7) ← (A)	Jump indirect to specified address with address page.	1	0	1	1	0	0	1	1	2	1						
JNC addr	(PC 0 - 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1	1	1	0	0	1	1	0	2	2						
JNIBF addr	(PC 0 - 7) ← addr if IBF = 0 (PC) ← (PC) + 2 if IBF = 1	Jump to specified address if input buffer full flag is low.	1	1	0	1	0	1	1	0	2	2						
JOBF	(PC 0 - 7) ← addr if OBF = 1 (PC) ← (PC) + 2 if OBF = 0	Jump to specified address if output buffer full flag is set.	1	0	0	0	0	1	1	0	2	2						



MNEMONIC	FUNCTION		INSTRUCTION CODE								CYCLES	BYTES	FLAGS				
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			C	AC	F0	F1	IBF
BRANCH (CONT.)																	
JNT0 addr	(PC - 7) - addr if T0 = 0 (PC) - (PC) + 2 if T0 = 1	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1	0	2	2					
JNT1 addr	(PC - 7) + addr if T1 = 0 (PC) - (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0	1	0	0	0	1	1	0	2	2					
JNZ addr	(PC - 7) - addr if A + 0 (PC) - (PC) + 2 if A = 0	Jump to specified address if accumulator is non-zero.	1	0	0	1	0	1	1	0	2	2					
JTF addr	(PC - 7) - addr if TF = 1 (PC) - (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0	0	0	1	0	1	1	0	2	2					
JTO addr	(PC - 7) + addr if T0 = 1 (PC) - (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a 1.	0	0	1	1	0	1	1	0	2	2					
JT1 addr	(PC - 7) - addr if T1 = 1 (PC) - (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0	1	0	1	0	1	1	0	2	2					
JZ addr	(PC - 7) - addr if A = 0 (PC) - (PC) + 2 if A = 1	Jump to specified address if Accumulator is 0.	1	1	0	0	0	1	1	0	2	2					
CONTROL																	
EN I		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1					
DIS I		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1					
SEL RB0	(BS) - 0	Select Bank 0 (locations 0 - 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1					
SEL RB1	(BS) - 1	Select Bank 1 (locations 24 - 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1					
DATA MOVES																	
MOV A, # data	(A) - data	Move Immediate the specified data into the Accumulator.	0	0	1	0	0	0	1	1	2	2					
MOV A, Rr	(A) - (Rr), r = 0 - 7	Move the contents of the designated registers into the Accumulator.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀	1	1					
MOV A, @ Rr	(A) - ((Rr)), r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1					
MOV A, PSW	(A) - (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1					
MOV Rr, # data	(Rr) - data, r = 0 - 7	Move Immediate the specified data into the designated register.	1	0	1	1	1	r	r	r	2	2					
MOV Rr, A	(Rr) - (A), r = 0 - 7	Move Accumulator Contents into the designated register.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀	1	1					
MOV @ Rr, A	((Rr)) - (A), r = 0 - 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1					
MOV @ Rr, # data	((Rr)) - data, r = 0 - 1	Move Immediate the specified data into data memory.	1	0	1	1	0	0	0	r	2	2					
MOV PSW, A	(PSW) - (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1					
MOVP A, @ A	(PC - 7) - (A) (A) - ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1					
MOVP3 A, @ A	(PC - 7) - (A) (PC - 10) - 011 (A) - ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1					
XCH A, Rr	(A) ↔ (Rr), r = 0 - 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1					
XCH A, @ Rr	(A) ↔ ((Rr)), r = 0 - 1	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	r	1	1					
XCHD A, @ Rr	(A 0 - 3) ↔ ((Rr) 0 - 3); r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1					
FLAGS																	
CPL C	(C) - NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1		*			
CPL F0	(F0) - NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1			*		
CPL F1	(F1) - NOT (F1)	Complement Content of Flag F1.	1	0	1	1	0	1	0	1	1	1				*	
CLR C	(C) - C	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1		*			
CLR F0	(F0) - 0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1	1			*		
CLR F1	(F1) - 0	Clear content of Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1				*	

MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								CYCLES	BYTES	FLAGS				
			D7	D6	D5	D4	D3	D2	D1	D0			C	AC	F0	F1	IBF
INPUT/OUTPUT																	
ANL Pp, # data	(Pp) · (Pp) AND data p = 1 2	Logical and Immediate specified data with designated port (1 or 2)	1	0	0	1	1	0	p	p	2	2					
ANLD Pp, A	(Pp) · (Pp) AND (A 0 3) p = 4 7	Logical and contents of Accumulator with designated port (4 - 7).	1	0	0	1	1	1	p	p	2	1					
IN A, Pp	(A) · (Pp); p = 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	p	p	2	1					
IN A, DBB	(A) · (DBB)	Input strobed DBB data into Accumulator and clear IBF	0	0	1	0	0	0	1	0	1	1					
MOVD A, Pp	(A 0 3) · (Pp); p = 4 7 (A 4 7) · 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	p	p	2	1					
MOVD Pp, A	(Pp) · A 0 3; p = 4 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	1	1	p	p	1	1					
ORLD Pp, A	(Pp) · (Pp) OR (A 0 3) p = 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	p	p	1	1					
ORL Pp, # data	(Pp) · (Pp) OR data p = 1 2	Logical or Immediate specified data with designated port (1 2)	1	0	0	0	1	0	p	p	2	2					
OUT DBB, A	(DBB) (A)	Output contents of Accumulator onto DBB and set OBF.	0	0	0	0	0	0	1	0	1	1					
OUTL Pp, A	(Pp) · (A); p = 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	p	p	1	1					
REGISTERS																	
DEC Rr (Rr)	(Rr) · (Rr) - 1; r = 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	r	r	1	1					
INC Rr	(Rr) · (Rr) + 1; r = 0 7	Increment by 1 contents of designated register	0	0	0	1	1	r	r	r	1	1					
INC @Rr	((Rr)) · ((Rr)) + 1; r = 0 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1					
SUBROUTINE																	
CALL addr	((SP)) · (PC); (PSW 4 7) (SP) · (SP) + 1 (PC 8 10) · addr 8 10 (PC 0 7) · addr 0 7 (PC 11) · DBF	Call designated Subroutine	a10	a9	a8	1	0	1	0	0	2	2					
RET	(SP) · (SP) - 1 (PC) · ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1					
RETR	(SP) · (SP) - 1 (PC) · ((SP)) (PSW 4 7) · ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1					
TIMER/COUNTER																	
EN TCNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1					
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1					
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1					
MOV T, A	(T) · (A)	Move content of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1					
STOP TCNT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1					
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1					
STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1					
MISCELLANEOUS																	
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1					

- Notes
- ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.
 - ② The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
 - ③ References to the address and data are specified in bytes 2 and or 1 of the instruction.
 - ④ Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:


SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
C	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
I	Interrupt
P	"In-Page" Operation Designator
IBF	Input Buffer Full Flag

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
T	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
X	External RAM
#	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
←	Replaced By
OBF	Output Buffer Full
DBB	Data Bus Buffer



μ PD8041


PACKAGE OUTLINE μPD8041C



(Plastic)

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
B	1.62	0.064
C	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
H	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13.2	0.520
M	0.25 ^{+0.1} _{-0.05}	0.010 ^{+0.004} _{-0.002}

μPD8041D



(Ceramic)

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.03 MAX.
B	1.62 MAX.	0.06 MAX.
C	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
H	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
K	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019