μPD8048 FAMILY OF SINGLE CHIP 8-BIT MICROCOMPUTERS


DESCRIPTION

The μ PD8048 family of single chip **8-bit microc**omputers is comprised of the μ PD8048, μ PD8748 and μ PD8035L. The processors in this family differ only in their internal program memory options: The μ PD8048 with 1K x 8 bytes of mask ROM, the μ PD8748 with 1K x 8 bytes of UV erasable EPROM and the μ PD8035L with external memory.

FEATURES

- Fully Compatible With Industry Standard 8048/8748/8035
- NMOS Silicon Gate Technology Requiring a Single +5V Supply
- 2.5 μs Cycle Time. All Instruction 1 or 2 Bytes
- Interval Timer/Event Counter
- 64 x 8 Byte RAM Data Memory
- · Single Level Interrupt
- 96 Instructions: 70% Single Byte
- 27 I/O Lines
- Internal Clock Generator
- 8 Level Stack
- Compatible With 8080A/8085A Peripherals
- Available in Both Ceramic and Plastic 40 Pin Packages

PIN CONFIGURATION



7

μPD8048/8748/8035L

The NEC μ PD8048, μ PD8748 and μ PD8035L are single component, 8-bit, parallel microprocessors using N-channel silicon gate MOS technology. The μ PD8048/87 4 8/8035L efficiently function in control as well as arithmetic applications. The flexibility of the instruction set allows for the direct set and reset of individual data bits within the accumulator and the I/O port structure. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.

The μ PD8048/8748/8035L instruction set is comprised of 1 and 2 byte instructions with over 70% single-byte and requiring only 1 or 2 cycles per instruction with over 50% single-cycle.


The μ PD8048 series of microprocessors will function as stand alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The μ PD8048 contains the following functions usually found in external peripheral devices: 1024 x 8 bits of ROM program memory; 64 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; oscillator and clock circuitry.

The μ PD8748 differs from the μ PD8048 only in its 1024 x 8-bit UV erasable EPROM program memory instead of the 1024 x 8-bit ROM memory. It is useful in preproduction or prototype applications where the software design has not yet been finalized or in system designs whose quantities do not require a mask ROM.

The μ PD8035L is intended for applications using external program memory only. It contains all the features of the μ PD8048 except the 1024 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.

FUNCTIONAL DESCRIPTION



PIN IDENTIFICATION

Γ .	PIN	
	SYMBOL	FUNCTION
NO. 1	ТО	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to T _O using the ENTO CLK instruction. T _O can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible V _{IH}).
3	XTAL 2	The other side of the crystal input.
4	RESET,	Active low input for processor initialization. RESET is also used for PROM programming verification and power-down (non TTL compatible V _{IH}).
5	SS S	Single Step input (active-low). SS together with ALE allows the processor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). WR \underline{will} pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 – 19	D ₀ – D ₇ BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and \overline{WR} strobes. The contents of the D_0-D_7 BUS can be latched in a static mode. During an external memory fetch, the D_0-D_7 BUS holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the D_0-D_7 BUS, controlled by ALE, \overline{RD} and \overline{WR} , contains address and data information.
20	VSS	Processor's GROUND potential.
21 – 24, 35 – 38	P ₂₀ P ₂₇ : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20} = P_{23}$. Bits $P_{20} = P_{23}$ are also used as a 4-bit I/O bus for the $\mu PD8243$, INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. A +25V pulse applied to this input is used for programming the μ PD8748. PROG is also used as an output strobe for the μ PD8243.
26	V _{DD}	Programming Power Supply. VDD must be set to +25V for programming the µPD8748, and to +5V for the ROM and PROM versions for normal operation. VDD functions as the Low Power Standby input for the µPD8048.
27 – 34	P ₁₀ P ₁₇ : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	VCC	Primary Power Supply. V _{CC} must be +5V for programming and operation of the μPD8748, and for operation of the μPD8035L and μPD8048.

ДРD8048/8748/8035L

Operating Temperature	ABSOLUTE MAXIMUM
Storage Temperature (Ceramic Package)65°C to +150°C	RATINGS*
Storage Temperature (Plastic Package)65°C to +125°C	
Voltage on Any Pin 0.5 to +7 Volts ①	
Power Dissipation	

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*Ta = 25°C

 $T_a = -0^{\circ}C$ to +70°C; $V_{CC} = V_{DD} = +5V \pm 10\%$; $V_{SS} = 0V$

DC CHARACTERISTICS

			LIMIT	s		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL .	-0.5		0.8	٧	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	VIH	2.0		Vcc	٧	
Input High Voltage (RESET, XTAL 1, XTAL 2)	V _{IH1}	3.8		Vcc	٧	
Output Low Voltage (BUS)	VOL			0.45	٧	IOL = 2.0 mA
Output Low Voltage (RD, WR, PSEN, ALE)	V _{OL1}			0.45	٧	I _{OL} = 1.8 mA
Output Low Voltage (PROG)	VOL2	- 5		0.45	٧	I _{OL} = 1.0 mA
Output Low Voltage (All Other Outputs)	V _{OL3}			0.45	٧	I _{OL} = 1.6 mA
Output High Voltage (BUS)	∨он	2.4			٧	I _{OH} = -400 μA
Output High Voltage (RD, WR, PSEN, ALE)	V _{OH1}	2.4			٧	ΙΟΗ = -100 μΑ
Output High Voltage (All Other Outputs)	V _{OH2}	2.4			٧	IOH = -40 μA
Input Leakage Current (T ₁ , INT)	HL			±10	μΑ	VSS < VIN < VCC
Input Leakage Current (P10-P17, P20-P27, EA, SS)	I _{IL1}			-500	μА	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45V
Output Leakage Current (BUS, T ₀ - High Impedance State)	^l OL			±10	μΑ	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45V
Power Down Supply Current	IDD		7	15	mA	T _a = 25°C
Total Supply Current	IDD + ICC		60	135	mA	T _a = 25°C

 $T_a = 25^{\circ} C \pm 5^{\circ} C$; $V_{CC} = +5 V \pm 10\%$; $V_{DD} = +25 V \pm 1 V$

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
V _{DD} Program Voltage High-Level	VDOH	24.0		26.0	٧	
VDD Voltage Low-Level	VDDL	4.75		5.25	٧	
PROG Voltage High-Level	VPH .	21.5		24.5	٧	
PROG Voltage Low-Level	·VPL			0.2	٧	
EA Program or Verify Voltage High-Level	VEAH	21.5		24.5	٧	
EA Voltage Low-Level	VEAL			5.25	V	
VDD High Voltage Supply Current	IDD			30.0	mA	,
PROG High Voltage Supply Current	IPROG			16.0	mA	
EA High Voltage Supply Current	IEA			1.0	mA	

DC CHARACTERISTICS PROGRAMMING THE µPD8748

READ, WRITE AND INSTRUCTION FETCH - EXTERNAL DATA AND PROGRAM MEMORY

AC CHARACTERISTICS $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = V_{DD} = +5V \pm 10\%$; $V_{SS} = 0V$

			LIMIT	s		TEST (1)
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	400			ns	
Address Setup before ALE	^t AL	120			ns	
Address Hold from ALE	tLA	80			ns	
Control Pulse Width (PSEN, RD, WR)	†CC	700			ns	
Data Setup before WR	t _{DW}	500			ns	
Data Hold after WR	tWD	120			ns	CL = 20 pF
Cycle Time	tCY	2.5		15.0	μs	6 MHz XTAL
Data Hold	^t DR	0		200	ns	
PSEN, RD to Data In	tRD			500	ns	
Address Setup before WR	^t AW	230			ns	
Address Setup before Data In	^t AD			950	ns	
Address Float to RD, PSEN	^t AFC	0			ns	
Control Pulse to ALE	tCA	10			ns	

Notes: 1 For Control Outputs: C_L = 80 pF For Bus Outputs: CL = 150 pF t_{CY} = 2.5 μs

PORT 2 TIMING

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C$; $V_{CC} = +5V \pm 10\%$


			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	tCP	110			ns	
Port Control Hold after Falling Edge of PROG	tPC	100			ns	
PROG to Time P2 Input must be Valid	tPR			810	ns	
Output Data Setup Time	†DP	250			ns	
Output Data Hold Time	tPD	65			'ns	
Input Data Hold Time	tPF	0		150	ns	
PROG Pulse Width	tpp	1200			ns	
Port 2 I/O Data Setup	tpL	350			ns	
Port 2 I/O Data Hold	tLP	150			ns	

PROGRAMMING SPECIFICATIONS - μPD8748

 $T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +5V \pm 10\%; V_{DD} = +25V \pm 1V$


DADAMETED	0.04001		LIMITS	:		TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS		
Address Setup Time before RESET↑	tAW	4 tcy						
Address Hold Time after RESET ↑	twa	4 tcy						
Data In Setup Time before PROG ↑	tDW	4 tcy						
Data In Hold Time after PROG ↓	tWD	·4 tcy						
RESET Hold Time to VERIFY	tPH	4 tcY						
V _{DD}	tVDDW	4 tcY						
V _{DD} Hold Time after PROG ↓	tVDDH	0						
Program Pulse Width	'tPW	50		60	ms			
Test 0 Setup Time before Program Mode	tTW	4 tcy						
Test 0 Hold Time after Program								
Mode	twr	4 tcy						
Test 0 to Data Out Delay	tDO			4 tCY				
RESET Pulse Width to Latch Address	tww	4 tcy						
V _{DD} and PROG Rise and Fall Times	t _r ,t _f	0.5		2.0	μs			
Processor Operation Cycle Time	tCY	5.0			μs			
RESET Setup Time before EA ↑	tRE	4 tcy						

μPD8048/8748/8035L




TIMING WAVEFORMS


INSTRUCTION FETCH FROM EXTERNAL MEMORY





READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL MEMORY







PROGRAM/VERIFY TIMING (µPD8748 ONLY)

VERIFY MODE TIMING (μPD8048/8748 ONLY)

Notes ① Conditions. CS TTL Lagic "1". Ao TTL Lagic "0" must be met. fuse 10K resistor to V_{CC} for CS, and 10K resistor to V_{SS} for Ao)
② (Cy 5 six can be achieved using a 3 MHx frequency source LC, XTAL or external a in the XTAL 1 and XTAL 2 regions.

. 1		*			INS	TRUC	TION C	ODE					FLAGS
MNEMONIC	FUNCTION	DESCRIPTION	D7 .	D ₆	D ₅	D ₄	D ₃	D ₂	Dή	D ₀	CYCLES	BYTES	C AC FO F
1004	(4) (4)	ACCUM	_										
ADD A, # data	(A) ← (A) + data	Add Immediate the specified Data to the Accumulator.	0 d ₇	0 d6	0 d5	0 d4	0 d3	0 d2	1 d ₁	1 d ₀	2	2	•
ADD A, Rr	(A) ← (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	1	1	o	1	r	r	r	1	1	•
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 - 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•
ADDC A, # data	(A) ← (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d ₇	0 d6	0 d5	1 d4	0 d3	0 d ₂	1 d ₁	1 d ₀	2	2	•
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•
ADDC A, @ Rr	$(A) \leftarrow (A) + (C) + ((Rr))$ for $r = 0 - 1$	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1,	1	1	0	0	0	r	1	1	•
ANL A, = data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d5	1 d4	0 d3	0 d ₂	1 d ₁	1 d ₀	2	2	
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1	
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 · 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1	
CPL A	(A) ~ NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1	
CLR A	(A) ← 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1	
DA A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•
DEC A	(A) (A) 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1	
INC A	(A) (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1	
ORLA, ≔ data	(A) (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 d6	0 d5	0 d4	0 d3	0 d2	1 d ₁	1 d ₀	2	2	
ORL A, Rr	(A) (A) OR (Rr) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	0	1	o	0	1	r	r	r	1	1	
ORL A, @ Rr	(A) ← (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the corrients of data memory location with Accumulator.	0	1	0	c	o	0	0	r	1	1	
RL A	(AN + 1) (AN) (A ₀) (A ₇) for N = 0 - 6	Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	1	
RLC A	$(AN + 1) \leftarrow (AN); N = 0 - 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit through carry.	۱ ا	1	1	1	0	1	1	1	1	1	•
RR A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0),$	Rotate Accumulator right by 1-bit without carry.	0	1	1 .	1	0	1	1	1	1	1	
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•
SWAP A	(A ₄₋₇) = (A ₀ - 3)	Swap the 2.4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1	
XRL A, # data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d7	1 .d6	0 ds	1 d4	0 d3	0 d2	1 d1	1 d ₀	2	2	
XRL A, Rr	(A) (A) XOR (Rr)	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1	
XRL A, @ Rr	for r = 0 - 7 (A) ← (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1	
	10/1-0-1		ANCH										
DJNZ Rr, addr	$(Rr) \leftarrow (Rr) - 1; r = 0 - 7$ If $(Rr) \neq 0$:	Decrement the specified register and test contents.	1 a7	1 a ₆	1 a5	0 a4	1 a3	r a2	r a1	r a ₀	2	2	
JBb addr	(PC 0 - 7) ← addr (PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b ₂	b ₁	b ₀	1 a4	0 a ₃	0 a ₂	1	0	2	2	
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1 . 27	a6 1	a5 1	1	0	a ₂ 1 a ₂	81 1	a0 0	2	2	
JF0 addr	(PC 0 - 7) ← addr if FO = 1 (PC) ←)(PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	1 a ₇	a6 0 a6	a5 1 a5	a4 1 a4	аз О аз	1 a ₂	a1 1 a1	a0 0 a0	2	2	
JF1 addr	(PC 0 = 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0 a7	a6 1 a6	a5 1 a5	1 24	a3 0 a3	a ₂ 1 a ₂	a1 1 a1	a0 a0	2	2	
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	a10 a7	ag a6	a8 a5	0 a4	0 a3	1 a ₂	0 a1	0 a0	2	2	
	(PC 0 - 7) ← ((A))	Jump indirect to specified address with	1	0	1	1	0	0	1	1	2•	1	
JMPP @ A		with address page.											
JMPP @ A	(PC 0 - 7) ← addr if C = 0 (PC) + (PC) + 2 if C = 1	with address page. Jump to specified address if carry flag is low.	1 a7	1 a6	1 a5	0 a4	0 a3	1 a ₂	1 a ₁	0 a0	2	2	

					INS	TRUCT	TION C	ODE					FLAGS
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	CYCLES	BYTES	C AC FO F1
		BRANG	H (CC	ONT.)									
JNT0 addr	(PC 0 - 7) - addr if T0 = 0	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1 81	0	2	2	
JNT1 addr	(PC) - (PC) + 2 if T0 = 1 (PC 0 - 7) - addr if T1 = 0	Jump to specified address if Test 1 is low	a7 0	a ₆	a5 0	a4 0	аз 0	a2 1	1	a ₀	2	2	
JNZ addr	(PC) - (PC) + 2 if T1 = 1 (PC 0 7) addr if A = 0	Jump to specified address if accumulator	a7 1	a6 0	a5 0	a4 1	аз 0	а2 1	91 1	90	2	2	
	(PC) - (PC) + 2 if A = 0	is non-zero.	a7	aG	a5	a 4	ag	a2	91	90			
JTF addr	(PC 0 7) addr if TF = 1 (PC) (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 97	0 a6	0 a5	1 a4	0 a3	1 a2	1 91	90 0	2	2	
JT0 addr	(PC 0 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a	0 a7	0 a6	1 a5	1 a4	0 a3	1 a2	1 a1	0 a0	2	2	
JT1 addr	(PC 0 7) - addr if T1 = 1 (PC) - (PC) + 2 if T1 0	Jump to specified address if Test 1 is a 1.	0 a7	1 a ₆	0 a5	1 a4	0 a3	1 a2	1 81	0 a0	2	2	
JZ addr	(PC 0 - 7) - addr if A = 0 (PC) - (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	1 37	1 a ₆	0 a5	0 a4	0 a ₃	1 a2	1 a ₁	90 0	2	2	
		CON	TROL									<u> </u>	
ENI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1	
DIST		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1	
ENTO CLK		Enable the Clock Output pin T0.	0	1	1	1	0	1	0	1	1	1	
SEL MBO	(DBF) - 0	Select Bank 0 (locations 0 2047) of Program Memory.	1	1	1	0	0	1	0	1	1	'	
SEL MB1	(DBF) - 1	Select Bank 1 (locations 2048 4095) of Program Memory.	1	1	1	1	0	1 .	Ò	1	1	1	
SEL RBO	(BS) · 0	Select Bank 0 (locations 0 - 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1	
SEL RB1	(BS) · 1	Select Bank 1 (locations 24 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1	
		DATA	MOV	ES									
MOV A, : data	(A) · data	Move Immediate the specified data into	0	0	1	0	0	0	1	1	2	2	
MOV A, Ri	(A) · (Br), r 0 7	the Accumulator. Move the contents of the designated	1	^d 6	d5 1	d4 1	d3 1	d ₂	d1 '	q0	1	1	ľ
MOV A, @ Rr	(A) - ((Rr)); r = 0 1	registers into the Accumulator. Move Indirect the contents of data	1	1	1	1	0	0	0	1	1	1	
MOV A, PSW	(A) · (PSW)	memory location into the Accumulator Move contents of the Program Status	,	1	0	0	0	1	1	1	1	1	
MOV Rr, data	(Rr) - data, r - 0 7	Word into the Accumulator. Move Immediate the specified data into	,	0	1	1	1	r	r	r	2	2	
MOV Ri, A	(Rr) · (A); r = 0 7	the designated register Move Accumulator Contents into the	d7	d6 0	d5 1	d4 0	d ₃	d ₂	d 1	q0	1	1	
MOV @ Rr. A	((Rr)) · (A); r - 0 1	designated register. Move Indirect Accumulator Contents	,	0	. 1	0	0	0	0			,	
		into data memory location				-	•	-	-	,		,	
MOV @ Rr, : data	((Rr)) - data; r 0 1	Move Immediate the specified data into data memory.	d ₇	0 d6	1 d5	1 d4	0 d3	0 d2	0 d1	q0	2	2	
MOV PSW, A	(PSW) · (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1	
MOVP A, @ A	(PC 0 7) · (A) (A) · ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1	
MOVP3 A, @ A	(PC 0 7) · (A) (PC 8 10) · 011 (A) · ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1	
MOVX A, @ R	(A) - ((Br)), r - 0 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	r	2	1	
MOVX @ R, A	((Rr)) - (A), r - 0 1	Move Indirect the contents of the Accumulator into external data memory.	١	0	0	1	0	0	0	r	2	1	
XCH A, Rr	(A) = (Rr); r = 0 − 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1	
XCH A, @ Rr	(A) .*((Rr)); r = 0 1	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	r	1	1	
XCHD A, @ Rr	(A 0 · 3) ≒ ((Rr)) 0 ~ 3));	Exchange Indirect 4-bit contents of	0	0	1	1	10	0	0	r	1	1	
	r - 0 - 1	Accumulator and data memory.	AGS									L	L
CPL C	(C) · NOT (C)	Complement Content of carry bit.	1	0	1	0	0		1	1	1 1	1 1	•
CPL FO	(F0) , NOT (F0)	Complement Content of Flag F0.	1 ;	0	0	1	0	1	0	1	1 ;	1	
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1	1	0	1	,	0	1	0	1	;		
CLR C	(C) · 0	Clear content of carry bit to 0];	0	0	1	0	1	1	1	1		
CLR FO	(F0) · 0	Clear content of Flag 0 to 0.	1 ;	0	0	0	0	1	0	1	;		
CLR FI	(F1) · 0	Clear content of Flag 1 to 0.	'	0	1	0	0	1	0	1	;	1	
JE1111	l v	Size. Content of Flag Floor.	L <u>'</u> _								1	1	<u> </u>

	l l				INS	TRUC'	TION C				1			AGS
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC	F0
		INPUT/	OUTP	JT										
ANL BUS, # data	(BUS) (BUS) AND data	Logical and Immediate-specified data with contents of BUS.	1 d ₇	0 d6	0 d5	1 d4	1 d3	0 d2	0 d ₁	0 d0	2	2		
NL Pp, ≓ data	(Pp) - (Pp) AND data _ p 1 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 d6	0 d5	1 d4	1 d3	0 d2	p d1	d0 b	2	2		
ANLD Pp, A	(Pp) · (Pp) AND (A 0 3) p 4 7	Logical and contents of Accumulator with designated port (4 7),		0	0	1	1	1	р	р	2	1		
N A, Pp	(A) - (Pp), p · 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	р	р	2	1		
NS A, BUS	(A) · (BUS)	Input strobed BUS data into Accumulator.	0	0	0	0	1	0	0	0	2	1	l	
MOVD A, Pp	(A 0 3) - (Pp); p · 4 7 (A 4 7) · 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	р	р	2	1		
MOVD Pp, A	(Pp) - A 0 3; p = 4 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	1	1	ρ	ρ.	1	1		
ORL BUS, - data	(BUS) · (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	0 d1	0 0	2	2		
ORLD Pp, A	(Pp) - (Pp) OR (A 0 3) p - 4 7	Logical or contents of Accumulator with designated port (4 7).	1	o	9	0	1	1	р	a	1	1		
ORL Pp, = data	(Pp) - (Pp) OR data p - 1 2	Logical or Immediate specified data with designated port (1 2)	1 d7	0 d6	0 d5	,0 d4	1 d3	0 d2	p d1	d0 b	2	2		
OUTL BUS, A	(BUS) · (A)	Output contents of Accumulator onto BUS.	0	0	0	0	0	0	1	0	1	1		
OUTL Pp, A	(Pp) - (A); p 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	р	р	1	1		
	<u> </u>		STERS	3								·		
DEC Rr (Rr)	(Rr) · (Rr) 1, r = 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	r	r	1	1		
NC Rr	(Rr) - (Rr) +1, r = 0 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1		
NC @ Rr	((Rrl) + ((Rr)) + 1; r = 0 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	. 0	0	r	1	1		
	<u> </u>	SUBRO	OUTIN	E									'	
ALL addr	((SP)) - (PC), (PSW 4 7)	Call designated Subroutine.	a10	ag	ag	1	0	1	0	0	2	2		
	(SP) - (SP) + 1 (PC 8 10) - addr 8 10 (PC 0 7) - addr 0 7 (PC 11) - DBF		ay	^a 6	a ₅	a4	аз	a ₂	аı	a0				
RET	(SP) · (SP) 1 (PC) · ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1		
RETR	(SP) (SP) 1 (PC) ((SP)) (PSW 4 7) ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1		
		TIMER/	COUN.	TER						· · · · ·				
N TCNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	O	1	. 0	0	1	0	1	1	1		
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1		
IOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator	0	1	0	0	0	0	1	0	1	1		
MOV T, A	(T) · (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1		
TOP TONT		Stop Count for Event Counter	0	1	1	0	0	1	0	1	1	1	1	
TRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1		
TRTT		Start Count for Timer.	0	1	0	1	. 0	1	0	1	1	1		
		MISCEL	LANE	ous										
			0	0	0	0	0	0	0	0	1 1	T 1	_	

Notes ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved

② The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in

③ References to the address and data are specified in bytes 2 and/or 1 of the instruction


4 Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:


SYMBOL	DESCRIPTION
Α	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F ₀ , F ₁	Flags 0, 1
	Interrupt
Р	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
T	Timer
TF	Timer Flag
T ₀ , T ₁	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+	Replaced By






PACKAGE OUTLINES μ PD8048C μ PD8035LC



Plastic

ITEM	MILLIMETERS	INCHES	
Α	51.5 MAX	2.028 MAX	
В	1.62	0.064	
С	2.54 ± 0.1	0.10 ± 0.004	
D	0.5 ± 0.1	0.019 ± 0.004	
E	48.26	1.9	
F	1.2 MIN	0.047 MIN	
G	2.54 MIN	0.10 MIN	
Н	0.5 MIN	0.019 MIN	
I	5.22 MAX	0,206 MAX	
J	5.72 MAX	0.225 MAX	
К	15.24	0.600	
L	13.2	0.520	
М	0.25 ^{+ 0.1} 0.05	0.010 + 0.004 0.002	

μPD8048D μPD8748D μPD8035LD



Ceramic

	ITEM	MILLIMETERS	INCHES
1	Α	51.5	2.03
1	В	1.62	0.06
ı	С	2.54	0.1
	D	0.5 ± 0.1	0.02 ± 0.004
	E	48.26	1.9
	F	1.02	0.04
	G	3.2	0.13
	Н	1.0	0.04
I	1	3.5	0.14
ı	J	4.5	0.18
ı	K	15.24	0.6
ı	L	14.93	0.59
	М	0.25 ± 0.05	0.01 ± 0.0019