
NEC Microcomputers, Inc.



μPD8085A SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

- DESCRIPTION The μ PD8085A is a single chip 8-bit microprocessor which is 100 percent software compatible with the industry standard 8080A. It has the ability of increasing system performance of the industry standard 8080A by operating at a higher speed. Using the μ PD8085A in conjunction with its family of ICs allows the designer complete flexibility with minimum chip count.
 - FEATURES Single Power Supply: +5 Volt, ±10%
 - Internal Clock Generation and System Control
 - Internal Serial In/Out Port.
 - Fully TTL Compatible
 - Internal 4-Level Interrupt Structure
 - Multiplexed Address/Data Bus for Increased System Performance
 - Complete Family of Components for Design Flexibility
 - Software Compatible with Industry Standard 8080A
 - Higher Throughput: μ PD8085A 3 MHz μ PD8085A·2 - 5 MHz
 - Available in Either Plastic or Ceramic Package

PIN CONFIGURATION



8

μPD8085A

The μ PD8085A contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The μ PD8085A also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The μ PD8085A has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The μ PD8085A also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.


The μ PD8085A was designed with speed and simplicity of the overall system in mind. The multiplexed address/data bus increases available pins for advanced functions in the processor and peripheral chips while providing increased system speed and less critical timing functions. All signals to and from the μ PD8085A are fully TTL compatible.

The internal interrupt structure of the μ PD8085A features 4 levels of prioritized interrupt with three levels internally maskable.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address, data and control lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data busses.

The μ PD8085A features internal clock generation with status outputs available for advanced read/write timing and memory/IO instruction indications. The clock may be crystal controlled, RC controlled, or driven by an external signal.

On chip serial in/out port is available and controlled by the newly added RIM and SIM instructions.



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

μPD8085A

PIN IDENTIFICATION

	PIN]						
NO.	SYMBOL	NAME	FUNCTION						
1, 2	x ₁ , x ₂	Crystal In	Crystal, RC, or external clock input						
3	RO	Reset Out	Acknowledge that the processor is being reset to be used as a system reset						
4	SOD	Serial Out Data	1-bit data out by the SIM instruction						
5	SID	Serial In Data	1-bit data into ACC bit 7 by the RIM instruction						
6	Тгар	Trap Interrupt Input	Highest priority nonmaskable restart interrupt						
7 8 9	RST 7.5 RST 6.5 RST 5.5	Restart Interrupts	Priority restart interrupt inputs, of which 7.5 is the highest and 5.5 the lowest priority						
10	INTR	Interrupt Request In	A general interrupt input which stops the PC from incrementing, generates INTA, and samples the data bus for a restart or call instruction						
11	INTA	Interrupt Acknowledge	An output which indicates that the processor has responded to INTR						
12-19	AD ₀ - AD ₇	Low Address/Data Bus	Multiplexed low address and data bus						
20	∨ss	Ground	Ground Reference						
21-28	A8 - A15	High Address Bus	Nonmultiplexed high 8-bits of the address bus						
29, 33	s ₀ , s ₁	Status Outputs	Outputs which indicate data bus status: Halt, Write, Read, Fetch						
30	ALE	Address Latch Enable Out	A signal which indicates that the lower 8-bits of address are valid on the AD lines						
31, 32	WR, RD	Write/Read Strobes Out	Signals out which are used as write and read strobes for memory and I/O devices						
34	IO/M	I/O or Memory Indicator	A signal out which indicates whether RD or WR strobes are for I/O or memory devices						
35	Ready	Ready Input	An input which is used to increase the data and address bus access times (can be used for slow memory)						
36	Reset In	Reset Input	An input which is used to start the processor activity at address 0, resetting IE and HLDA flip-flops						
37	CLK	Clock Out	System Clock Output						
38, 39	HLDA, HOLD	, HOLD Hold Acknowledge Used to request and indicate that the p Out and Hold relinquish the bus for DMA activity. W Input Request acknowledged, RD, WR, 10/M, Addres busses are all 3-stated.							
40	Vcc	5V Supply	Power Supply Input						

ABSOLUTE MAXIMUM RATINGS*

 Operating Temperature
 0°C to +70°C

 Storage Temperature (Ceramic Package)
 -65°C to +150°C

 (Plastic Package)
 -40°C to +125°C

 All Output Voltages
 -0.3 to +7 Volts

 Supply Voltage VCC
 -0.3 to +7 Volts

 Power Dissipation
 1.5W

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

•T_a = 25°C

DC CHARACTERISTICS $T_a = 0^{\circ}C$

 $T_a = 0^{\circ}$ C to +70°C, $V_{CC} = +5V \pm 10\%$, $V_{SS} = GND$, unless otherwise specified

			LIMITS	6		TEST			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS			
Input Low Voltage	VIL	V _{SS} - 0.5		Vss + 0.8	v				
Input High Voltage	VIH	2.0		V _{CC} + 0.5	v				
Output Low Voltage	VOL			0.45	v	IOL = 2 mA on all outputs			
Output High Voltage	∨он	2.4			v	I _{OH} = -400 µs ①			
Power Supply Current (V _{CC})	ICC (AV)			170	mA	tCY min			
Input Leakage	կլ			±10 ·①	μA	VIN = VCC			
Output Leakage	1LO			±10 ①	μA	$0.45V \le V_{OUT} \le V_{CC}$			
Input Low Level, Reset	VILR	-0.5		+0.8	v				
Input High Level, Reset	VIHR	2.4		Vcc + 0.5	v				
Hysteresis, Reset	VHY	0.25			v				

Note: 1 Minus (-) designates current flow out of the device.

399


μΡD8085A

 $T_8 = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{CC} = 5V \pm 10\%; V_{SS} = 0V$

AC CHARACTERISTICS

			LIN	AITS			
· · · · · · · · · · · · · · · · · · ·		μPD	8085A	μΡD8	085A-2		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
CLK Cycle Period	TCYC	320	2000	200	2000	ns	,
CLK Low Time	t1	80		40		ns	
CLK High Time	t2	120		70		ns	
CLK Rise and Fall Time	t _r , t _f		30		30	ns	TCYC = 320 ns
Address Valid Before Trailing Edge of ALE	tAL	110		50		ns	CL = 150 pF
Address Hold Time After ALE	^t LA	100		50		ns	
ALE Width	^t LL	140		80		ns	
ALE Low During CLK High	^t LCK	100		50		ns	Output Voltages
Training Edge of ALE to Leading Edge of Control	^t LC	130		60		nş 	VL = 0.8 Volts VH = 2.0 Volts
Address Float After Leading Edge of READ (INTA)	^t AFR		0		0	ns	
Valid Address to Valid Data In	tAD.		575		350	ns	Input Voltages
READ (or INTA) to Valid Data	tRD		300	1	150	ns	VL = 0.8 Volts
Data Hold Time After READ (INTA)	tRDH	0		0		ns	V _H = 1.5 Volts at
Training Edge of READ to Re-Enabling of Address	^t RAE	150		90		ns	20 ns rise and fall times
Address (Ag-A15) Valid After Control ①	^t CA	120		60		ns	For outputs where
Data Valid to Training Edge of WRITE	tDW	420	1	230		ns	CL = 150 pf, correct
Data Valid After Training Edge of WRITE	twp	100		60		ns	as follows: 25 pf ≤ CL < 150 pf
Width of Control Low (RD, WR, INTA)	tCC	400	1	230		ns	-0.10 ns/pf
Training Edge of Control to Leading Edge of ALE	^t CL	50		25		ns	
READY Valid from Address Valid	TARY		220		100	ns	150 pf < CL ≤
READY Setup Time to Leading Edge of CLK	tRYS	110		100		ns	300 pf + 0.30 ns/pf
READY Hold Time	^t BYH	0		1 0		ns	
HLDA Valid to Training Edge of CLK	THACK	110	1	40		ns	Outputs measured
Bus Float After HLDA	THABE		210		150	ns	with only
HLDA to Bus Enable	THABE		210		150	ns	capacitive load
ALE to Valid Data In	^t LDR		460		270	ns	
Control Training Edge to Leading Edge of Next Control	^t RV	400		220		ns	
Address Valid to Leading Edge of Control	^t AC	270		115		ns	
HOLD Setup Time to Training Edge of CLK	THDS	170		120		ns	1
HOLD Hold Time	tHDH	0		0		ns	
INTR Setup Time to Leading Edge of CLK (M1, T1 only). Also RST and TRAP	tins	160		150		ns	
INTR Hold Time	tinh	0		0		ns	
X1 Falling to CLK Rising	^t XKR	30	120	30	100	ns	1
X1 Falling to CLK Falling	^t XKF	30	150	30	110	ns	1
Leading Edge of Write to Data Valid	^t WDL		40		20		1


Note: 1 10/M, SO, SI



TIMING WAVEFORMS


READY

μPD8085A




(CONT.)

HOLD OPERATION




INTERRUPT TIMING





8




(1) BI indicates that the bus is idle during this machine cycle.


(2) CK indicates the number of clock cycles in this machine cycle.

CLOCK INPUTS ①

As stated, the timing for the μ PD8085A may be generated in one of three ways; crystal, RC, or external clock. Recommendations for these methods are shown below.




≈3 MHz Input Frequency **RC** Resonance



20 p

1-6 MHz Input Frequency Parallel Resonant Crystal

EXTERNAL



Note: 0 Input frequency must be twice the internal operating frequency.

STATUS OUTPUTS

The Status Outputs are valid during ALE time and have the following meaning:

	S1	S0
Halt	0	0
Write	0	1
Read	1	0
Fetch	1	1

These pins may be decoded to portray the processor's data bus status.

The μ PD8085A has five interrupt pins available to the user. INTR is operationally the same as the 8080 interrupt request, three (3) internally maskable restart interrupts: RESTART 5.5, 6.5 and 7.5, and TRAP, a nonmaskable restart.

INTERRUPTS


PRIORITY	INTERRUPT	RESTART ADDRESS
Highest	TRAP	2416
	RST 7.5	3C ₁₆
	RST 6.5	3416
	RST 5.5	2C ₁₆
Lowest	INTR	

INTR, RST 5.5 and RST 6.5 are all level sensing inputs while RST 7.5 is set on a rising edge. TRAP, the highest priority interrupt, is nonmaskable and is set on the rising edge or positive level. It must make a low to high transition and remain high to be seen, but it will not be generated again until it makes another low to high transition.

Serial input and output is accomplished with two new instructions not included in the 8080: RIM and SIM. These instructions serve several purposes: serial I/O, and reading or setting the interrupt mask.


SERIAL I/O

The RIM (Read Interrupt Mask) instruction is used for reading the interrupt mask and for reading serial data. After execution of the RIM instruction the ACC content is as follows:



Note: After the TRAP interrupt, the RIM instruction must be executed to preserve the status of IE.

The SIM (Set Interrupt Mask) instruction is used to program the interrupt mask and to output serial data. Presetting the ACC for the SIM instruction has the following meaning:



INSTRUCTION SET

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also, the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the μ PD8085A has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the μ PD8085A. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the μ PD8085A instruction set.

Two instructions, RIM and SIM, are used for reading and setting the internal interrupt mask as well as input and output to the serial I/O port.

The special instruction group completes the μ PD8085A instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

DATA AND INSTRUCTION FORMATS

Data in the μ PD8085A is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D7	D6	D5	D4	D3	D ₂	D1	D ₀	
MSB	MSB DATA WORD							

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

Byte	Instr	uctic	ns				
D6	D5	D4	D3	D ₂	D1	D ₀	OP CODE
Byte	Insti	ructio	ons				
D6	D5	D4	D3	D ₂	D ₁	D ₀	OP CODE
D6	D ₅	D4	D3	D ₂	D1	D ₀	OPERAND
e Byt	e Ins	truct	ions				
D6	D5	D4	D3	D ₂	D ₁	DO	OP CODE
D6	D5	D4	D3	D ₂	D1	Do	LOW ADDR
D6	D ₅	D4	D3	D ₂	D1	Do	HIGH ADDF
	D6 Byte D6 D6 e Byt	D6 D5 Byte Instr D6 D5 D6 D5 Byte Instr D6 D5 D6 D5 D6 D5 D6 D5 D6 D5 D5 D5	D6 D5 D4 Byte Instruction D6 D5 D4 D6 D5 D4	Byte Instructions D6 D5 D4 D3 D6 D5 D4 D3 e Byte Instructions D6 D5 D4 D3 e Byte Instructions D6 D5 D4 D3 b6 D5 D4 D3 D4 D3 b6 D5 D4 D3 D4 D3	D6 D5 D4 D3 D2 Byte Instructions D6 D5 D4 D3 D2 D6 D5 D4 D3 D2 D6 D5 D4 D3 D2 e Byte Instructions D6 D5 D4 D3 D2 D6 D5 D4 D3 D2 D4 D3 D2 D6 D5 D4 D3 D2 D4 D3 D2 D6 D5 D4 D3 D2 D4 D3 D2	D6 D5 D4 D3 D2 D1 Byte Instructions D6 D5 D4 D3 D2 D1 Byte Instructions Byte Instructions Byte Instructions Byte Instructions D6 D5 D4 D3 D2 D1 D6 D5 D4 D3 D2 D1 D6 D5 D4 D3 D2 D1	D6 D5 D4 D3 D2 D1 D0 Byte Instructions D6 D5 D4 D3 D2 D1 D0 D6 D5 D4 D3 D2 D1 D0

TYPICAL INSTRUCTIONS Register to register, memory reference, arithmetic or logical rotate, return, push, pop, enable, or disable interrupt instructions Immediate mode or I/O instructions

DE Jump, call or direct load and store instructions DDRESS OR OPERAND 1 ADDRESS OR OPERAND 2

INSTRUCTION SET TABLE

| | | | | | _ | |

 |

 |

 |

 |

 | | | 4

 | 1

 |

 |
 |

 |
 | | |
 | |
 | |
 | | | a.4 |
|---|---|--|---|--|---|---
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--|---|--
--

--
--
--
--
--
--
--

--
--|--|---
--
---	--	---
---	---	

 | DE ²

 |

 | Clock

 | z

 | FLA
ZERO | PARITY S |

 |

 |

 |
 |

 | INS
 | TRU | ют | ION
 | cor | DE ²
 | | Clock
 | z | FLA
P | PARITY S |
| DESCRIPTION | D7 | DG | 0 |) ₅ | D4 | D3 | D ₂

 | D

 | Do

 | Cycles ³

 | SIGN

 | ZE | PA | A C

 | MNEMONIC ¹

 | DESCRIPTION

 | D7
 | De

 | D
 | 5 0 | 04 | D3
 | D2 | D1
 | D | Cycles ³
 | SIGN | ZERO | PAI |
| | | 1 | мо | VE | 1 | |

 |

 |

 | 1

 |

 | | |

 | 1

 |

 | LOA
 | DR

 | GIS
 | TEP | R P/ | AIR
 | |
 | |
 | | | |
| Move register to register | 0 | 1 | , | J | d | d | s -

 | \$

 | s

 | 4

 |

 | | |

 | LXI B,D16

 | Load immediate register

 |
 |

 |
 | | |
 | |
 | |
 | | | |
| Move register to memory
Move memory to register | 0 | 1 | | | | 0
d | s
1

 | s
1

 | s
O

 | 7

 |

 | | |

 | 1 XI D D16

 | pair BC
Load immediate register

 | 0
 | 0

 | 0
 | 1 | 0 | 0
 | 0 | 0
 | 1 | 10
 | | | |
| Move immediate to register | 0 | 0 | | d | d | d | 1

 | 1

 | 0

 | 7

 |

 | | |

 |

 | pair DE

 | 0
 | 0

 | 0
 | | 1 | 0
 | 0 | 0
 | 1 | 10
 | | | |
| | <i>.</i> | | | | | |

 | 1

 | 0

 | 10

 |

 | | |

 | LXI H,D16

 | Load immediate register
pair HL

 | 0
 | 0

 | 1
 | | 0 | 0
 | 0 | 0
 | 1 | 10
 | | | |
| 41 | VCRE | MEN | 11/ | DEC | RE | MEN | IT

 |

 |

 |

 |

 | | |

 | LXI SP,D16

 | Load immediate Stack

 | 0
 | 0

 | 1
 | | 1 | 0
 | 0 | 0
 | , |
 | | | |
| Increment register | 0 | 0 | | | | d | 1

 | 0

 | 0

 | 4

 | :

 | : | : |

 |

 | Tomas

 |
 |

 |
 | | | <u> </u>
 | |
 | |
 | | | |
| Increment memory | ō | 0 | | 1 | 1 | 0 | 1

 | Ó

 | 0

 | 10

 | •

 | • | • |

 |

 |

 |
 |

 | -03
 | | |
 | |
 | |
 | | | |
| | | | | | | |

 |

 | 1

 | 10

 | <u>.</u>

 | • | |

 | PUSH B

 | Push register pair BC
on stack

 | 1
 | 1

 | 0
 | | 0 | 0
 | 1 | 0
 | 1 | 12
 | | | |
| ALU – F | REGI | STEP | ٦F | 0 A | CCL | MU | LAT

 | OR

 |

 |

 |

 | | |

 | PUSH D

 | Push register pair DE

 | 1
 | ,

 | 0
 | | , | 0
 | 1 | 0
 | 1 | 12
 | | | |
| Add register to A | 1 | 0 | | 2 | 0 | 0 | \$

 | s

 | \$

 | 4

 | ٠

 | • | • | •

 | PUSH H

 | Push register pair HL

 |
 |

 |
 | | |
 | |
 | |
 | | | |
| carry | 1 | 0 | | | | 1 | s

 | s

 | \$

 | 4

 | •

 | • | • | •

 | PUSH PSW

 | on stack
Push A and flags on stack

 | 1
 | 1

 |
 | | | 0
 | 1 | 0
 | 1 | 12
12
 | | | |
| | 1 | 0 | 0 |) | 1 | 0 | \$

 | \$

 | \$

 | 4

 | •

 | • | • | •

 |

 |

 |
 | -

 | POR
 | , | |
 | |
 | |
 | | | |
| with borrow | 1 | 0 | | | | 1 | s

 | s

 | s

 | 4

 | •

 | • | • | •

 | 008 B

 | Pro un PC all

 |
 |

 |
 | | |
 | |
 | |
 | | | |
| | , | 0 | | 1 | 0 | 0 | \$

 | s

 | \$

 | 4

 | •

 | • | • | c

 |

 | stack

 | 1
 | 1

 | 0
 | | 0 | 0
 | 0 | 0
 | 1 | 10
 | | | |
| with A | 1 | 0 | | | | 1 | s

 | s

 | \$

 | 4

 | •

 | • | • |

 | POP D

 |

 | 1
 | 1

 | 0
 | | 1 | 0
 | 0 | 0
 | , | 10
 | | | |
| Compare register with A | 1 | 0 | | | | 1 | s

 | s

 | \$

 | 4

 | •

 | • | • | •

 | РОР Н

 | Pop register pair HL off

 | ÷
 |

 |
 | | |
 | |
 | |
 | | | |
| ALU - | MEI | MOR | ΥT | 0 A | ссі | MU | LAT

 | OR

 |

 |

 |

 | | |

 | POP PSW

 | stack
Pop A and flags off stack

 | 1
 | 1

 | 1
 | | | 0
 | 0 | 0
 | 1 | 10
10
 | | | |
| Add memory to A | 1 | 0 | (| 5 | 0 | 0 | 1

 | 1

 | 0

 | 7

 | •

 | • | • | •

 | 1

 |

 |
 | DOI

 | JBL
 | E AI | DD |
 | |
 | |
 | | | |
| Add memory to A with | | | | | | |

 |

 |

 |

 |

 | | |

 | DAD B

 | Add BC to HI

 |
 |

 | ~~~
 | | | 1
 | 0 | 0
 | | 10
 | | | |
| Subtract memory from A | 1 | 0 | | | | 0 | 1

 | 1

 | 0

 | ;

 | :

 | : | : |

 | DADD

 | Add DE to HL

 | 0.
 | 0

 | 0
 | | 1 | 1
 | 0 | 0
 | 1 | 10
 | | | : |
| Subtract memory from A
with borrow | 1 | 0 | (| J | 1 | 1 | 1

 | 1

 | 0

 | 7

 |

 | | |

 | DAD H
DAD SP

 |

 | 0
 | 0

 |
 | | | 1
1
 | 0 | 0
 | 1 | 10
10
 | | | : |
| AND memory with A | 1 | 0 | | | | 0 | 1

 | 1

 | 0

 | 7

 | •

 | • | • | 0

 |

 |

 |
 |

 |
 | | |
 | |
 | |
 | | | |
| exclusive OH memory
with A | 1 | 0 | | 1 | 0 | 1 | 1

 | 1

 | 0

 | 7

 | •

 | • | • |

 |

 | ·····

 |
 |

 |
 | | |
 | |
 | |
 | | | |
| OR memory with A | ; | 0 | | | | 0 | 1

 | 1

 | 0

 | 7

 | :

 | : | |

 | INX B

 | Increment BC
Increment DE

 | 0
 | 0

 |
 | | | 0
 | 0 | 1
 | 1 | 6
 | | | |
| | | | | | | |

 |

 |

 |

 |

 | | |

 | INX H

 | Increment HL
Increment Stock Pointer

 | 0
 | 0

 | 1
 | | | 0
 | 0 | 1
 | 1 | 6
 | | | |
| | | | | | | |

 |

 |

 |

 |

 | | |

 |

 |

 |
 | -

 |
 | | |
 | |
 | |
 | | | |
| Add immediate to A
Add immediate to A with | , | 1 | (| | | 0 | 1

 | 1

 | 0

 | 7

 | •

 | • | • | •

 |

 | · · · · · · · · · · · · · · · · · · ·

 |
 | -

 |
 | | _ |
 | · |
 | |
 | | | |
| carry | 1 | 1 | | | | 1 | 1

 | 1

 | 0

 | 7

 | :

 | : | • | •

 | DCX D

 | Decrement DE

 | 0
 | 0

 | 0
 | | 1 | 1
 | 0 | 1
 | 1 | 6
 | | | |
| Subtract immediate from A | | | | | | J |

 |

 |

 | ,

 | •

 | - | - |

 | DCX H
DCX SP

 | Decrement HL
Decrement Stack Pointer

 | 0
 | 0

 | 1
 | | | 1
 | 0 | 1
 | 1 | 6
6
 | | | |
| with borrow
AND immediate with A | 1 | 1 | | | | 1
0 | 1

 | 1

 | 0

 | 7

 | :

 | : | : | •

 |

 |

 |
 |

 |
 | | |
 | - |
 | |
 | | | |
| Exclusive OR immediate | | , | | | | |

 |

 |

 | -

 |

 | | | -

 | STAX 2

 | Stere A 21 ACOD - DC

 |
 |

 |
 | | |
 | |
 | |
 | | | |
| OR immediate with A | 1 | 1 | | 1 | | ò | 1

 | 1

 | 0

 | 7

 | :

 | : | ٠ | 0

 | STAX D

 | Store A at ADDR in DE

 | 0
 | 0

 | 0
 | | 1 | 0
 | 0 | 1
 | 0 | 7
 | | | |
| Compare immediate with A | 1 | 1 | | | | 1 | 1

 | 1

 | 0

 | 7

 | •

 | • | • | •

 | LDAX B

 | Load A at ADDR in BC
Load A at ADDR in DE

 | 0
 | 0

 |
 | | | 1
 | 0 | 1
 | 0 | 7
 | | | |
| | | ۹LU | - F | ют | ATE | |

 |

 |

 |

 | _

 | | |

 |

 |

 |
 |

 |
 | | |
 | | · · ·
 | | · · · · ·
 | | | |
| Rotate A left, MSB to | | ^ | Ξ. | | <u>۔</u> | |

 |

 |

 |

 |

 | | |

 | 6TA 4000

 | Store A duras:

 |
 |

 |
 | | 1 | ~
 | |
 | |
 | | | |
| Rotate A right, LSB to | | | | | | |

 |

 |

 |

 |

 | | | •

 | LDA ADDR

 | Store A direct
Load A direct

 | 0
 | 0

 | 1
 | | 1 | 1
 | 0 | 1
 | 0 | 13
 | | | |
| carry (8-bit)
Rotate A left through | 0 | 0 | (|) | 0 | 1 | 1

 | 1

 | 1

 | 4

 |

 | | | •

 | SHLD ADDR

 | Store HL direct

 | 0
 | 0

 | 1
 | | | 0
 | 0 | 1
 | 0 | 16
 | | | |
| carry (9-bit) | 0 | 0 | ¢ |) | 1 | 0 | 1

 | 1

 | 1

 | 4

 |

 | | | •

 |

 | course under

 |
 |

 |
 | | - |
 | |
 | | 10
 | | | |
| Rotate A right through
carry (9-bit) | 0 | 0 | (| ა | 1 | 1 | 1

 | 1

 | 1

 | 4

 |

 | | |

 |

 |

 | MO
 | VE F

 | EG
 | 516 | H | AIR
 | • |
 | |
 | | | |
| | | | | | | |

 |

 |

 |

 |

 | | |

 |

 |

 | 1
 | 1

 | 1
 | | D | 1
 | 0 | 1
 | 1 | 4
 | | | |
| Jump unconditional | 1 | 1 | _ | | 0 | 0 | 0

 | 1

 | 1

 | 10

 |

 | | |

 | XTHL

 | Exchange top of stack

 | 1
 | 1

 |
 | | |
 | |
 | , |
 | | | |
| Jump on not zero | 1 | 1 | Ċ | D | 0 | 0 | 0

 | 1

 | 0

 | 7/10

 |

 | | |

 | SPHL

 | HL to Stack Pointer

 | 1
 | 1

 | 1
 | | 1 | 1
 | 0 | 0
 | 1 | 6
 | | | |
| Jump on no carry | 1 | 1 | | | | 1 | 0

 | 1

 | 0

 | 7/10
7/10

 |

 | | |

 | PCHL

 | HL to Program Counter

 | 1
 |

 |
 | | | 1
 | 0 | . 0
 | 1 | 6
 | | | |
| Jump on carry | 1 | 1 | 9 | | | 1 | 0

 | 1

 | 0

 | 7/10

 |

 | | |

 |

 |

 | 11
 | NPU

 | r/ou
 | JTP | UΤ |
 | |
 | |
 | | | |
| Jump on parity even | i | 1 | | 1 | 0 | 1 | 0

 | 1

 | o

 | 7/10

 |

 | | |

 |

 | Input

 | 1
 | 1

 | 0
 | | | 1
 | 0 | 1
 | 1 | 10
 | | | |
| Jump on positive
Jump on minus | 1 | 1 | | | | 0 | 0

 | 1

 | 0

 | 7/10
7/10

 |

 | | |

 | EI

 | Output
Enable interrupts

 | 1
 | 1

 | 0
 | | 1 | 1
 | 0 | 1
 | 1 | 10
4
 | | | |
| | | | | | - | · · |

 | · ·

 |

 |

 |

 | | |

 | DI-
BIM

 | Disable interrupts
Read Interrupt Mask

 | 1
 | 1

 | 1
 | | | 0
 | 0 | 1
 | 1 | 4
 | | | |
| Call unconditional | | | | | 0 | |

 |

 |

 |

 |

 | | |

 | SIM

 | Set Interrupt Mask

 | 0
 | 0

 | 1
 | | 1 | 0
 | 0 | 0
 | 0 | 4
 | | | |
| Call on not zero | 1 | 1 | - 0 | D | ō | 1
0 | ;

 | 0

 | 1
0

 | 18
9/18

 |

 | | |

 | RST A

 | Restart

 | 1
 | 1

 | A
 | | A | A
 | 1 | 1
 | 1 | 12
 | | | |
| | 1 | 1 | | | 0 | 1 | 1

 | 0

 | 0

 | 9/18
9/18

 |

 | | |

 |

 |

 | MI
 | SCE

 | LLA
 | NEC | 208 | ;
 | |
 | |
 | | | |
| Call on zero
Call on no carry | | 1 | | D | 1 | 1 | 1

 | 0

 | 0

 | 9/18

 |

 | | |

 | CMA
STC

 | Complement A

 | 0
 | 0

 | 1
 | | | 1
 | 1 | 1
 | 1 | 4
 | | | |
| Call on no carry
Call on carry | 1 | | | | 0 | 0 | 1

 | 0

 | 0

 | 9/18
9/18

 |

 | | |

 | CMC

 | Set carry
Complement carry

 | 0
 | 0

 | 1
 | | 1
1 | 0
1
 | ; | 1
 | 1 | 4
 | | | 1
C |
| Call on no carry | 1
1
1 | 1 | | 1 | | |

 | Ó

 | ō

 | 9/18

 |

 | | |

 | DAA
NOP

 | Decimal adjust A
No operation

 | 0
 | 0

 | 1
 | | | 0
 | , | 1
 | 1 | 4
 | ٠ | • | ••• |
| Call on no carry
Call on carry
Call on parity odd
Call on parity even
Call on positive | ; | 1 | | 1 | 1 | 0 | 1

 |

 |

 |

 |

 | | |

 |

 |

 |
 |

 |
 | | |
 | • | •
 | |
 | | | |
| Call on no carry
Call on carry
Call on parity odd
Call on parity even | 1 | 1 1 | | 1 | 1 | | 1

 | ŏ

 | ō

 | 9/18

 |

 | | | -

 | HLT

 | Halt

 | 0
 | 1

 | 1
 | | 1 | 0
 | 0 | 0
 | 0 | 4
 | | | |
| Call on no carry
Call on carry
Call on parity odd
Call on parity even
Call on positive
Call on minus | 1 | 1
1
1
RE | т | 1
1
JRN | 1 | 1 | 1

 | ō

 |

 |

 |

 | | |

 | Notes

 |

 | 0
 | 1

 | 1
 | | 1 | ō
 | 1 | 1
 | 0 | 5
 | | | |
| Call on no carry
Call on carry
Call on parity odd
Call on parity even
Call on positive | ; | 1 1 | TL. | 1
JRN
D | 1 | 1 |

 |

 |

 | 10

 |

 | | |

 | Notes
¹ Operand Sym

 | bols used

 | 0
 | 1

 | 1
ddd
 | or s | 1 | 000
 | і
) В - | 001
 | 0
C | 5
010 D - 0
 | 11E - | 100 H | - |
| Call on no carry
Call on no carry
Call on parity odd
Call on parity even
Call on parity even
Call on positive
Call on minus
Return no tareo
Return on tareo
Return on zero
Return on zero | 1
1
1
1
1
1 | 1
1
RE
1
1 | TU | 1
1
JRN
0
0 | 1
1
0
0
0 | 1 1 0 1 | 1
0
0
0

 | 0

 | 0
1
0
0

 | 10
6/12
6/12

 | _

 | | |

 | Notes
¹ Operand Sym
A = 8-
s = so

 | bols used
bit address or expression
urce register

 | 0
 | 1

 | 1
ddd
1011
 | or s
L – | 1
55 -
110 | 0
000
 | 1
) B -
mory | 001
- 1
 | 0
C
11 A | 5
010 D - 0
 | 11E - | 100 H | - |
| Call on no carry
Call on parity odd
Call on parity odd
Call on parity even
Call on positive
Call on positive
Call on minus
Return
Return on not zero
Return on carry
Return on carry | 1
1
1
1 | 1
1
RE
1 | TU
(| 1
JRN
0
0
0 | 1
1
0
0 | 1 | 1
0
0

 | 0

 | 0
1
0

 | 10
6/12

 |

 | | |

 | Notes
¹ Operand Sym
A = 8-
s = so
d = de
PSW = Pr

 | bols used
bit address or expression
urce register
istination register
ocessor Status Word

 | 0
 | 1

 | ddd
1011
Two
 | or s
L | 1
55
110 | 0
000
Mer
 |) B -
mory | 1
- 001
/ 1
 | 0
C
11 A
(7/10 | 5
010 D - 0
 | | 100 H | - |
| Call on no carry
Call on no carry
Call on parity odd
Call on parity even
Call on positive
Call on positive
Call on minus
Return
Return on not zero
Return on no carry
Return on carry
Return on carry
Return on carry | 1
1
1
1
1
1
1
1
1 | 1
1
RE
1
1
1
1
1 | (
(
(
(| 1
1
0
0
0
0
0
1 | 1
1
0
0
1
1
0 | 1
0
1
0
1
0 | 1
0
0
0
0
0
0
0

 | 0

 | 0
1
0
0
0
0

 | 10
6/12
6/12
6/12
6/12
6/12

 |

 | | |

 | Notes
¹ Operand Sym
A = 8-
s = so
d = de
PSW = Pr
SP = St
D8 * 8-

 | bols used
bit address or expression
urce register
stination register
ocessor Status Word
ack Pointer
bit data quantity, expression, d

 | or
 | 1

 | ddd
1011
Two
Instr
flags
 | ors
L –
pos | 1
55 -
110
isibl | 0
000
Mer
e cycle
 | 1
morn
cle t | 1
- 001
/ 1
 | 0
C
11 A
(7/10 | 5
010 D - 0
 | | 100 H | - |
| Call on no carry
Call on party odd
Call on party odd
Call on party even
Call on positive
Call on minus
Return
Return on not zero
Return on no zero
Return on no carry
Return on carry | 1
1
1
1
1
1
1
1
1 | 1
1
RE
1
1
1
1 | (
(
(
(| 1
1
1
1
1
1
1 | 1
1
0
0
0
1
1 | 1 0 1 0 1 | 1
0
0
0
0
0

 | 0

 | 0
1
0
0
0
0
0
0

 | 10
6/12
6/12
6/12
6/12

 |

 | | |

 | Notes
¹ Operand Sym
A = 8-
s = so
d = de
PSW = Pr
SP = St
D8 = 8-
cc

 | bols used
bit address or expression
urce register
istination register
ocessor Status Word

 | or
 | 1

 | ddd
1011
Two
instr
flags
 | or s
L –
pos
ucti | ss -
110
isibli | 0
000
Mer
 | 1
mory
cle t | 1
/ - 1
imes
pend
 | 0
C
11 A
(7/10 | 5
010 D - 0
 | | 100 H | - |
| | Move register to memory
Move memory to register
Move immediate to register
Move immediate to memory
Increment register
Decrement register
Increment memory
Decrement memory
Decrement memory
ALU – f
Add register to A
Add register from A
Subtract register from A
Subtract register from A
Subtract register from A
Subtract register from A
Add memory to A
ALU – f
Add memory to A
ADD register with A
Compare register with A
Compare register with A
A Compare register with A
Compare register with A
Compare register with A
Compare register with A
Compare memory to A
with borrow
AND memory with A
Exclusive OR memory
with A
OR memory with A
Exclusive OR memory
with A
Compare memory with A
Exclusive OR memory
with A
Compare memory with A
Exclusive OR immediate from A
Subtract immediate from A
Subtract immediate from A
Subtract immediate with A
Compare immedia | Move register to register 0
Move memory to register 0
Move minmediate to register 0
Move minmediate to register 0
Discrement register 0
Discrement register 0
Decement register 0
Decement register 0
Add register 0
Add register 10
Add | Move register to register 0 1 Move memory to register 0 1 Move memory to register 0 0 Increment register 0 0 Increment register 0 0 Decrement register 0 0 Decrement register 0 0 Add register 0 0 Decrement register 0 0 Decrement register 0 0 Add register to A 1 0 Add register to A 1 0 Subtract register from A 1 0 Compare register with A 1 0 Compare register with A 1 0 Compare register with A 1 0 Add memory to A 1 0 Subtract memory from A 1 0 Subtract memory with A 1 0 Compare register or A 1 0 Add memory to A 1 0 Compare memory with A | Mover register to register 0 1 c. Mover register to register 0 1 c. Mover memory to register 0 0 1 Mover memory to register 0 0 0 Mover memodiate to register 0 0 0 Increment register 0 0 0 Decrement register 0 0 0 Add register to A 1 0 0 Add register to A with 1 0 0 Subtract register from A 1 0 0 Subtract register with A 1 0 0 Compare register with A 1 0 0 Add memory to A 1 0 0 Compare register with A 1 0 0 Add memory to A 1 0 0 Add memory to A 1 0 0 Add memory to A 1 0 0 Compare register with A 1 0 | Move register to memory 0 1 1 Move memory to register 0 0 0 Move immediate to register 0 0 0 Increment register 0 0 0 0 Increment register 0 0 0 0 0 Increment register 0 0 0 1 0 0 Increment register 0 0 0 1 0 0 1 Increment register 0 0 1 0 0 1 Determent register to A 1 0 0 0 1 0 Add register to A 1 0 0 0 1 0 0 Subtract register to A 1 0 1 0 1 0 1 Compare register with A 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0< | Move register to register 0 1 d d Move register to register 0 1 1 1 Move memory to register 0 0 0 1 1 Move minimidate to register 0 0 0 1 1 Move minimidate to register 0 0 0 1 1 Move minimidate to register 0 0 0 1 1 Increment register 0 0 0 1 1 Decrement register 0 0 0 1 1 Decrement register 0 0 0 1 1 Decrement register to A 1 0 0 0 0 Add register to A with 1 0 0 0 1 1 Subtract register with A 1 0 1 1 0 1 1 CR register with A 1 0 1 0 1 1 | Mover register to register 0 1 d </td <td>Mover register to register 0 1 d<!--</td--><td>Move register to register 0 1 d<td>Move register to register 0 1 d
 d d<td>Move register to register 0 1 d d d d d s s s f f f 1 1 1 0 s s s f<td>Move register to register 0 1 d d d s s 4 Move register to register 0 1 1 1 0 s s s 7 Move immediate to register 0 0 1 1 0 1 1 0 7 Move immediate to register 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0</td><td>Move register to register 0 1 d d d s s s f Move register to register 0 1 1 1 0 s s s r Move immediate to register 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0</td><td>Mover register to register 0 1 d d d s Decisiter from<td>Move register to register 0 1 d<td>Move register to register 0 1 d d d s<td>Move register to register 0 1 d d s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register
 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td></td></td></td></td></td></td></td> | Mover register to register 0 1 d
 d d </td <td>Move register to register 0 1 d<td>Move register to register 0 1 d<td>Move register to register 0 1 d d d d d s s s f f f 1 1 1 0 s s s f<td>Move register to register 0 1 d d d s s 4 Move register to register 0 1 1 1 0 s s s 7 Move immediate to register 0 0 1 1 0 1 1 0 7 Move immediate to register 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0</td><td>Move register to register 0 1 d d d s s s f Move register to register 0 1 1 1 0 s s s r Move immediate to register 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0</td><td>Mover register to register 0 1 d d d s Decisiter from<td>Move register to register 0 1 d<td>Move register to register 0 1 d d d s<td>Move register to register 0 1 d d s
 s s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0
0 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td></td></td></td></td></td></td> | Move register to register 0 1 d <td>Move register to register 0 1 d<td>Move register to register 0 1 d d d d d s s s f f f 1 1 1 0 s s s f<td>Move register to register 0 1 d d d s s 4 Move register to register 0 1 1 1 0 s s s 7 Move immediate to register 0 0 1 1 0 1 1 0 7 Move immediate to register 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0</td><td>Move register to register 0 1 d d d s s s f Move register to register 0 1 1 1 0 s s s r Move immediate to register 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0</td><td>Mover register to register 0 1 d d d s Decisiter from<td>Move register to register 0 1 d<td>Move register to register 0 1 d d d s
 s s s s s s s s s<td>Move register to register 0 1 d d s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1
 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td></td></td></td></td></td> | Move register to register 0 1 d <td>Move register to register 0 1 d d d d d s s s f f f 1 1 1 0 s s s f<td>Move register to register 0 1 d d d s s 4 Move register to register 0 1 1 1 0 s s s 7 Move immediate to register 0 0 1 1 0 1 1 0 7 Move immediate to register 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0</td><td>Move register to register 0 1 d d d s s s f Move register to register 0 1 1 1 0 s s s r Move immediate to register 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0</td><td>Mover register to register 0 1 d d d s Decisiter from<td>Move register to register 0 1 d<td>Move register to register 0 1 d d d s
s s s s s s s s s s s s s s s<td>Move register to register 0 1 d d s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0
 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td></td></td></td></td> | Move register to register 0 1 d d d d d s s s f f f 1 1 1 0 s s s f <td>Move register to register 0 1 d d d s s 4 Move register to register 0 1 1 1 0 s s s 7 Move immediate to register 0 0 1 1 0 1 1 0 7 Move immediate to register 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0</td> <td>Move register to register 0 1 d d d s s s f Move register to register 0 1 1 1 0 s s s r Move immediate to register 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0</td> <td>Mover register to register 0 1 d d d s Decisiter from<td>Move register to register 0 1 d<td>Move register to register 0 1 d d d s<td>Move register to register 0 1 d d s
 s s s s s s s s s s s s s s s s s s s s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0
 0 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td></td></td></td> | Move register to register 0 1 d d d s s 4 Move register to register 0 1 1 1 0 s s s 7 Move immediate to register 0 0 1 1 0 1 1 0 7 Move immediate to register 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 | Move register to register 0 1 d d d s s s f Move register to register 0 1 1 1 0 s s s r Move immediate to register 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 | Mover register to register 0 1 d d d s Decisiter from <td>Move register to register 0 1 d<td>Move register to register 0 1 d d d s<td>Move register to register 0 1 d d s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s
 s s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td></td></td> | Move register to register 0 1 d
 d d <td>Move register to register 0 1 d d d s<td>Move register to register 0 1 d d s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0
 0 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td></td> | Move register to register 0 1 d d d s <td>Move register to register 0 1 d d s<td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 0 0 0 0 0 0 0 0 0 0 0
 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<></td></td> | Move register to register 0 1 d d s <td>Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s s s s s s s s s s s s
 s s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 1 1 1 1 1 <</td></td></td></td></td<></td> | Move register to register 0 1 d d t 4 Move register to register 0 1 d d t t 0 t <td< td=""><td>Mover register to register 0 1 d d s<!--</td--><td>Movergeter to register 0 1 d 0 1 0</td><td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td><td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0
 0 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td></td></td<> | Mover register to register 0 1 d d s </td <td>Movergeter to register 0 1 d 0 1 0</td> <td>Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<></td> <td>Move register to register 0 1 d d 1 0 1 0<td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td><td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0
 0 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td></td> | Movergeter to register 0 1 d 0 1 0 | Mode register to register 0 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d d 1 d 1 1 0 7 LXI B,D16 Load immediate register 0 <th0< th=""> 0 <th0< th=""></th0<></th0<> | Move register to register 0 1 d d 1 0 1 0 <td>Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve</td> <td>Non-register or spritter 0 1 0 1 0 1 0<td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td><td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td><td>Inter-option option 0 1 d 4 4 1 1 0</td><td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1
 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td></td> | Move register to register
0 1 d d 1 d d 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | Monon priperior on optime
Move memodeline of the server of the optime of the server of the server of the optime of the server of the serve | Non-register or spritter 0 1 0 1 0 1 0 <td>Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti</td> <td>Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<></td> <td>Inter-option option 0 1 d 4 4 1 1 0</td> <td>Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 <</td> | Move synaptic to applier
base synaptic organizer
wave member is a synaptic to applier
base synaptic organizer
base synaptic synaptic to applier
base synaptic synaptic synaptic to applier
base synaptic synapynaptic synaptic synaptic synaptic synaptic synapti | Abore register to register
wave menders (b) 0 1 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 <th1< th=""></th1<> | Inter-option option 0 1 d 4 4 1 1 0 | Note register 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1
1 1 1 1 0 1 < |

INSTRUCTION CYCLE TIMES

One to five machine cycles $(M_1 - M_5)$ are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times $(T_1 - T_5)$.


Machine cycles and clock states used for each type of instruction are shown below.

INSTRUCTION TYPE	MACHINE CYCLES EXECUTED MIN/MAX	CLOCK STATUS MIN/MAX				
ALU R	1	4				
CMC	1	4				
СМА	1	4				
DAA	1	4				
DCR R	1	4				
DI	1	4				
EI	1	4				
INR R	1	4				
MOV R, R	1	4				
NOP	1	4				
ROTATE	1	4				
RIM	1	4				
SIM	1	4				
STC	1	4				
XCHG	1	4				
HLT	1	5				
DCX	1	6				
INX	1	6				
PCHL	1	6				
RET COND.	1/3	6/12				
SPHL	1	6				
ALUI	2	7				
ALUM	2	7				
JNC	2/3	, 7/10				
LDAX	2/3	7				
MVI	2	7				
MOV M, R	2	7				
MOV R, M	2	7				
STAX	2	7				
CALL COND.	2/5	9/18				
DAD	3	10				
DCR M	3	10				
IN	3	10				
INR M	3	10				
JMP	3	10				
LOAD PAIR	3	10				
MVIM	3	10				
OUT	3	10				
POP	3	10				
RET	3	10				
PUSH	3	12				
RST	3	12				
LDA	4	13				
STA	4	13				
LHLD	5	16				
SHLD	5	16				
	-					
XTHL	5	16				


ŝ

A minimum computer system consisting of a processor, ROM, RAM, and I/O can be built with only 3-40 pin packs. This system is shown below with its address, data, control busses and I/O ports.

μPD8085A FAMILY MINIMUM SYSTEM CONFIGURATION




μ.PD8085A



Plastic	
---------	--

ITEM	MILLIMETERS	INCHES							
A	51.5 MAX	2.028 MAX							
В	1.62	0.064							
С	2.54 ± 0.1	0.10 ± 0.004							
D	0.5 ± 0.1	0.019 ± 0.004							
E	48.26	1.9							
F	1.2 MIN	0.047 MIN							
G	2.54 MIN	0.10 MIN							
н	0.5 MIN	0.019 MIN							
I	5.22 MAX	0.206 MAX							
J	5.72 MAX	0.225 MAX							
к	15.24	0.600							
L	13.2	0.520							
м	0.25 + 0.1 0.05	0.010 + 0.004 0.002							



Ceramic											
ITEM	MILLIMETERS	INCHES									
А	51,5 MAX.	2.03 MAX.									
В	1.62 MAX.	0.06 MAX.									
С	2.54 ± 0.1	0.1 ± 0.004									
D	0.5 ± 0.1	0.02 ± 0.004									
E	48.26 ± 0.1	1.9 ± 0.004									
F	1.02 MIN.	0.04 MIN.									
G	3.2 MIN.	0.13 MIN.									
н	1.0 MIN.	0.04 MIN.									
I	3.5 MAX.	0.14 MAX.									
J	4.5 MAX.	0.18 MAX.									
к	15.24 TYP.	0.6 TYP.									
L	14.93 TYP.	0.59 TYP.									
М	0.25 ± 0.05	0.01 ± 0.0019									

8085ADS-REV2-10-80-CAT