NEC Microcomputers, Inc.



PROGRAMMABLE INTERVAL TIMER

DESCRIPTION The NEC μ PD8253-5 contains three independent, programmable, multi-modal 16-bit counter/timers. It is designed as a general purpose device, fully compatible with the 8080 family. The μ PD8253-5 interfaces directly to the busses of the processor as an array of I/O ports.

The μ PD8253-5 can generate accurate time delays under the control of system software. The three independent 16-bit counters can be clocked at rates from DC to 4 MHz. The system software controls the loading and starting of the counters to provide accurate multiple time delays. The counter output flags the processor at the completion of the time-out cycles.

System overhead is greatly improved by relieving the software from the maintenance of timing loops. Some other common uses for the μ PD8253-5 in microprocessor based systems are:

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller
- NEC Now Supplies µPD8253-5 to all µPD8253 Requirements

FEATURES • Three Independent 16-Bit Counters

- Clock Rate: DC to 4 MHz
- Count Binary or BCD
- Single +5 Volt Supply, ±10%
- 24 Dual-In-Line Plastic Package

PIN CONFIGURATION

	1	-0	24	
D6 🗆	2		23	
D ₅ [3		22	
D4 🗆	4		21	
D3 🗖	5		20	□ ^1
D2 🗖	6	μPD	19	
□ D1 □	7	8253-5	18	CLK 2
D ₀ [8		17	0UT 2
CLK 0 🗖	9		16	GATE 2
	10		15	CLK 1
GATE 0	11		14	GATE 1
	12		13	0UT 1

	PIN NAMES					
D7-D0	Data Bus (8-Bit)					
CLK N	Counter Clock Inputs					
GATE N	Counter Gate Inputs					
OUT N	Counter Outputs					
RD	Read Counter					
WR	Write Command or Data					
CS	Chip Select					
A0, A1	Counter Select					
Vcc	+5 Volts					
GND	Ground					

9

μ PD8253-5

Data Bus Buffer

The 3-state, 8-bit, bi-directional Data Bus Buffer interfaces the μ PD8253-5 to the 8080AF/8085A microprocessor system. It will transmit or receive data in accordance with the INput or OUTput instructions executed by the processor. There are three basic functions of the Data Bus Buffer.

- 1. Program the modes of the μ PD8253-5.
- 2. Load the count registers.
- 3. Read the count values.

Read/Write Logic

The Read/Write Logic controls the overall operation of the μ PD8253-5 and is governed by inputs received from the processor system bus.

Control Word Register

Two bits from the address bus of the processor, A_0 and A_1 , select the Control Word Register when both are at a logic "1" (active-high logic). When selected, the Control Word Register stores data from the Data Bus Buffer in a register. This data is then used to control:

- 1. The operational MODE of the counters.
- 2. The selection of BCD or Binary counting.
- 3. The loading of the count registers.

RD (Read)

This active-low signal instructs the μ PD8253-5 to transmit the selected counter value to the processor.

WR (Write)

This active-low signal instructs the μ PD8253-5 to receive MODE information or counter input data from the processor.

A1, A0

The A_1 and A_0 inputs are normally connected to the address bus of the processor. They control the one-of-three counter selection and address the control word register to select one of the six operational MODES.

CS (Chip Select)

The μ PD8253-5 is enabled when an active-low signal is applied to this input. Reading or writing from this device is inhibited when the chip is disabled. The counter operation, however, is not affected.

Counters #0, #1, #2

The three identical, 16-bit down counters are functionally independent allowing for separate MODE configuration and counting operation. They function as Binary or BCD counters with their gate, input and output line configuration determined by the operational MODE data stored in the Control Word Register. The system software overhead time can be reduced by allowing the control word to govern the loading of the count data.


The programmer, with READ operations, has access to each counter's contents. The μ PD8253-5 contains the commands and logic to read each counter's contents while still counting without disturbing its operation.

The following is a table showing how the counters are manipulated by the input signals to the Read/Write Logic.

C S	RD	WR	A1	A ₀	FUNCTION
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation, 3-State
1	Х	X	X	X	Disable, 3-State
0	1	1	X	X	No-Operation, 3-State

FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM



Note: (1) With respect to ground.

 $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 10\%$

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device realiability.

*T_a = 25° C

DC CHARACTERISTICS

	5		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	V		
Input High Voltage	VIH	2.0		V _{CC} +0.5	V		
Output Low Voltage	VOL			0.45	v	IOL = 2.2 mA	
Output High Voltage	∨он	2.4			V	IOH = -400 µA	
Input Load Current	41			±10	μA	VIN = VCC to 0 V	
Output Float Leakage Current	OFL			±10	μA	VOUT = VCC to 0 V	
VCC Supply Current	1cc			140	mA		

CAPACITANCE $T_a = 25^{\circ}C; V_{CC} = GND = 0V$

		LIMITS		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS		
Input Capacitance	CIN			10	pF	f _c = 1 MHz		
Input/Output Capacitance	CI/O			20	pF	Unmeasured pins returned to VSS.		

μPD8253-5

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; \text{ GND} = 0V$

2 LIMITS TEST SYMBOL µPD8253-5 UNIT PARAMETER µPD8253 CONDITIONS MIN TYP MAX MIN TYP MAX READ Address Stable Before READ 50 0 ns tAR Address Hold Time for READ 5 0 ns ^tRA READ Pulse Width 400 ns tRR 250 Data Delay from READ tRD 300 170 ns CL = 150 pF CL = 100 pF READ to Data Floating 25 125 25 100 ns ^tDF WRITE Address Stable Before WRITE 20 0 ns tAW Address Hold Time for WRITE 20 tWA 0 ns WRITE Pulse Width 400 250 ns tww Data Set Up Time for WRITE 200 150 ns tDW Data Hold Time for WRITE 40 0 ns twp Recovery Time Between WRITES tRV 1 1 μs CLOCK AND GATE TIMING **Clock Period** 300 DC 250 DC ^tCLK ns 200 High Pulse Width 160 ns tPWH Low Pulse Width TPWL 100 90 ns Gate Pulse Width High tGW 150 150 ns 100 Gate Set Up Time to Clock 1 tGS 100 ns Gate Hold Time After Clock 1 50 50 tGH ns Low Gate Width 100 100 ns tGL Output Delay from Clock ↓ 300 300 CL = 100 pF ns tOD

300


Notes: (1) AC Timing Measured at $V_{OH} = 2.2V$; $V_{OL} = 0.8V$.

Output Delay from Gate

(2) Data for comparison only, NEC supplies µPD8253-5 only.

tODG

TIMING WAVEFORMS



300

ns

CL = 100 pF

CLOCK AND GATE TIMING

AC CHARACTERISTICS (1)

PROGRAMMING THE µPD8253-5

The programmer can select any of the six operational MODES for the counters using system software. Individual counter programming is accomplished by loading the CONTROL WORD REGISTER with the appropriate control word data (A_0 , A_1 = 11).

CONTROL WORD FORMAT

D7	D ₆	D5	D4	D3	D2	D1	D ₀
SC1	SC0	RL1	R LO	M2	M1	MO	BCD

SC - Select Counter

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Invalid

RL - Read/Load

RL1	R L0	
0	0	Counter Latching Operation
1	0	Read/Load Most Significant Byte Only
0	1	Read/Load Least Significant Byte Only
1	1	Read/Load Least Significant Byte First, Then Most Significant Byte

BCD

0	Binary Counter, 16-Bits
1	BCD Counter, 4-Decades

M-Mode

M2	M1	MO	
0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5


9

μ PD8253-5

Each of the three counters can be individually programmed with different operating MODES by appropriately formatted Control Words. The following is a summary of the MODE operations.


Mode 0: Interrupt on Terminal Count

The initial MODE set operation forces the OUTPUT low. When the specified counter is loaded with the count value, it will begin counting. The OUTPUT will remain low until the terminal count sets it high. It will remain in the high state until the trailing edge of the second \overline{WR} pulse loads in COUNT data. If data is loaded during the counting process, the first \overline{WR} stops the count. Counting starts with the new count data triggered by the falling clock edge after the second \overline{WR} . If a GATE pulse is asserted while counting, the count is terminated for the duration of GATE. The falling edge of CLK following the removal of GATE restarts counting from the terminated point.




Mode 1: Programmable One-Shot

The OUTPUT is set low by the falling edge of CLOCK following the trailing edge of GATE. The OUTPUT is set high again at the terminal count. The output pulse is not affected if new count data is loaded while the OUTPUT is low. The new data will be loaded on the rising edge of the next trigger pulse. The assertion of a trigger pulse while OUTPUT is low, resets and retriggers the One-Shot. The OUTPUT will remain low for the full count value after the rising edge of TRIGGER.



Mode 2: Rate Generator

The RATE GENERATOR is a variable modulus counter. The OUTPUT goes low for one full CLOCK period as shown in following timing diagram. The count data sets the time between OUTPUT pulses. If the count register is reloaded between output pulses the present period will not be affected. The subsequent period will reflect the new value. The OUTPUT will remain high for the duration of the asserted GATE input. Normal operation resumes on the falling CLOCK edge following the rising edge of GATE.



Note: 1 All internal counter events occur at the falling edge of the associated clock in all modes of operation.

OPERATIONAL MODES ①


μPD8253-5

OPERATIONAL MODES () (Cont.)

Mode 3: Square Wave Generator

MODE 3 resembles MODE 2 except the OUTPUT will be high for half of the count and low for the other half (for even values of data). For odd values of count data the OUT-PUT will be high one clock cycle longer than when it is low (High Period $\rightarrow \frac{N+1}{2}$ clock cycles; Low Period $\rightarrow \frac{N-1}{2}$ clock periods, where N is the decimal value of count data). If the count register is reloaded with a new value during counting, the new value will be reflected immediately after the output transition of the current count.


The OUTPUT will be held in the high state while GATE is asserted. Counting will start from the full count data after the GATE has been removed.



Mode 4: Software Triggered Strobe


The OUTPUT goes high when MODE 4 is set, and counting begins after the second byte of data has been loaded. When the terminal count is reached, the OUTPUT will pulse low for one clock period. Changes in count data are reflected in the OUTPUT as soon as the new data has been loaded into the count registers. During the loading of new data, the OUTPUT is held high and counting is inhibited.


The OUTPUT is held high for the duration of GATE. The counters are reset and counting begins from the full data value after GATE is removed.




Mode 5: Hardware Triggered Strobe

Loading MODE 5 sets OUTPUT high. Counting begins when count data is loaded and GATE goes high. After terminal count is reached, the OUTPUT will pulse low for one clock period. Subsequent trigger pulses will restart the counting sequence with the OUTPUT pulsing low on terminal count following the last rising ecge of the trigger input (Reference bottom half of timing diagram).







Plastic						
ITEM	MILLIMETERS	INCHES				
A	33 MAX	1.3 MAX				
в	2.53	0.1				
с	2.54	0.1				
D	0.5 ± 0.1	0.02 ± 0.004				
E	27.94	1.1				
F	1.5	0.059				
G	2.54 MIN	0.1 MIN				
н	0.5 MIN	0.02 MIN				
1	5.22 MAX	0.205 MAX				
J	5.72 MAX	0.225 MAX				
к	15.24	0.6				
L	13.2	0.52				
м	0.25 +0.10	0.01 ^{+0.004} -0.0019				

0-15°~

٠ĸ-

8253-5DSREV4-10-80-CAT