

**PROGRAMMABLE INTERVAL TIMER**

**DESCRIPTION** The NEC μPD8253-5 contains three independent, programmable, multi-modal 16-bit counter/timers. It is designed as a general purpose device, fully compatible with the 8080 family. The μPD8253-5 interfaces directly to the busses of the processor as an array of I/O ports.

The μPD8253-5 can generate accurate time delays under the control of system software. The three independent 16-bit counters can be clocked at rates from DC to 4 MHz. The system software controls the loading and starting of the counters to provide accurate multiple time delays. The counter output flags the processor at the completion of the time-out cycles.


System overhead is greatly improved by relieving the software from the maintenance of timing loops. Some other common uses for the μPD8253-5 in microprocessor based systems are:

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller
- NEC Now Supplies μPD8253-5 to all μPD8253 Requirements

**FEATURES**

- Three Independent 16-Bit Counters
- Clock Rate: DC to 4 MHz
- Count Binary or BCD
- Single +5 Volt Supply, ±10%
- 24 Dual-In-Line Plastic Package

**PIN CONFIGURATION**



**PIN NAMES**

D7-D0	Data Bus (8-Bit)
CLK N	Counter Clock Inputs
GATE N	Counter Gate Inputs
OUT N	Counter Outputs
RD	Read Counter
WR	Write Command or Data
CS	Chip Select
A0, A1	Counter Select
VCC	+5 Volts
GND	Ground

**Data Bus Buffer**

The 3-state, 8-bit, bi-directional Data Bus Buffer interfaces the μPD8253-5 to the 8080AF/8085A microprocessor system. It will transmit or receive data in accordance with the INput or OUTput instructions executed by the processor. There are three basic functions of the Data Bus Buffer.

1. Program the modes of the μPD8253-5.
2. Load the count registers.
3. Read the count values.

**Read/Write Logic**

The Read/Write Logic controls the overall operation of the μPD8253-5 and is governed by inputs received from the processor system bus.

**Control Word Register**

Two bits from the address bus of the processor, A<sub>0</sub> and A<sub>1</sub>, select the Control Word Register when both are at a logic "1" (active-high logic). When selected, the Control Word Register stores data from the Data Bus Buffer in a register. This data is then used to control:

1. The operational MODE of the counters.
2. The selection of BCD or Binary counting.
3. The loading of the count registers.

 **$\overline{RD}$  (Read)**

This active-low signal instructs the μPD8253-5 to transmit the selected counter value to the processor.

 **$\overline{WR}$  (Write)**

This active-low signal instructs the μPD8253-5 to receive MODE information or counter input data from the processor.

**A<sub>1</sub>, A<sub>0</sub>**

The A<sub>1</sub> and A<sub>0</sub> inputs are normally connected to the address bus of the processor. They control the one-of-three counter selection and address the control word register to select one of the six operational MODES.

 **$\overline{CS}$  (Chip Select)**

The μPD8253-5 is enabled when an active-low signal is applied to this input. Reading or writing from this device is inhibited when the chip is disabled. The counter operation, however, is not affected.

**Counters #0, #1, #2**


The three identical, 16-bit down counters are functionally independent allowing for separate MODE configuration and counting operation. They function as Binary or BCD counters with their gate, input and output line configuration determined by the operational MODE data stored in the Control Word Register. The system software overhead time can be reduced by allowing the control word to govern the loading of the count data.

The programmer, with READ operations, has access to each counter's contents. The μPD8253-5 contains the commands and logic to read each counter's contents while still counting without disturbing its operation.

The following is a table showing how the counters are manipulated by the input signals to the Read/Write Logic.

$\overline{CS}$	$\overline{RD}$	$\overline{WR}$	A <sub>1</sub>	A <sub>0</sub>	FUNCTION
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation, 3-State
1	X	X	X	X	Disable, 3-State
0	1	1	X	X	No-Operation, 3-State

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +125°C
Voltage on Any Pin	-0.5 to +7 Volts <sup>(1)</sup>

Note: <sup>(1)</sup> With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

DC CHARACTERISTICS

T<sub>a</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 10%

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Low Voltage	V <sub>IL</sub>	-0.5		0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0		V <sub>CC</sub> +0.5	V	
Output Low Voltage	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2.2 mA
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -400 μA
Input Load Current	I <sub>IL</sub>			±10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0 V
Output Float Leakage Current	I <sub>OFL</sub>			±10	μA	V <sub>OUT</sub> = V <sub>CC</sub> to 0 V
V <sub>CC</sub> Supply Current	I <sub>CC</sub>			140	mA	

CAPACITANCE

T<sub>a</sub> = 25°C; V<sub>CC</sub> = GND = 0V

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C <sub>IN</sub>			10	pF	f <sub>c</sub> = 1 MHz
Input/Output Capacitance	C <sub>I/O</sub>			20	pF	Unmeasured pins returned to V <sub>SS</sub> .

# μPD8253-5

$T_a = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%; \text{GND} = 0\text{V}$




## AC CHARACTERISTICS ①

PARAMETER	SYMBOL	② LIMITS						UNIT	TEST CONDITIONS
		μPD8253			μPD8253-5				
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>READ</b>									
Address Stable Before READ	$t_{AR}$	50			0			ns	
Address Hold Time for READ	$t_{RA}$	5			0			ns	
READ Pulse Width	$t_{RR}$	400			250			ns	
Data Delay from READ	$t_{RD}$			300			170	ns	$CL = 150\text{ pF}$
READ to Data Floating	$t_{DF}$	25		125	25		100	ns	$CL = 100\text{ pF}$
<b>WRITE</b>									
Address Stable Before WRITE	$t_{AW}$	20			0			ns	
Address Hold Time for WRITE	$t_{WA}$	20			0			ns	
WRITE Pulse Width	$t_{WW}$	400			250			ns	
Data Set Up Time for WRITE	$t_{DW}$	200			150			ns	
Data Hold Time for WRITE	$t_{WD}$	40			0			ns	
Recovery Time Between WRITES	$t_{RV}$	1			1			μs	
<b>CLOCK AND GATE TIMING</b>									
Clock Period	$t_{CLK}$	300		DC	250		DC	ns	
High Pulse Width	$t_{PWH}$	200			160			ns	
Low Pulse Width	$t_{PWL}$	100			90			ns	
Gate Pulse Width High	$t_{GW}$	150			150			ns	
Gate Set Up Time to Clock $\uparrow$	$t_{GS}$	100			100			ns	
Gate Hold Time After Clock $\uparrow$	$t_{GH}$	50			50			ns	
Low Gate Width	$t_{GL}$	100			100			ns	
Output Delay from Clock $\downarrow$	$t_{OD}$			300			300	ns	$CL = 100\text{ pF}$
Output Delay from Gate	$t_{ODG}$			300			300	ns	$CL = 100\text{ pF}$

Notes: ① AC Timing Measured at  $V_{OH} = 2.2\text{V}; V_{OL} = 0.8\text{V}$ .

② Data for comparison only, NEC supplies μPD8253-5 only.

## TIMING WAVEFORMS



**PROGRAMMING  
THE μPD8253-5**

The programmer can select any of the six operational MODES for the counters using system software. Individual counter programming is accomplished by loading the CONTROL WORD REGISTER with the appropriate control word data (A<sub>0</sub>, A<sub>1</sub> = 11).

**CONTROL WORD FORMAT**

D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	RL1	RL0	M2	M1	M0	BCD

**SC – Select Counter**

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Invalid

**RL – Read/Load**

RL1	RL0	
0	0	Counter Latching Operation
1	0	Read/Load Most Significant Byte Only
0	1	Read/Load Least Significant Byte Only
1	1	Read/Load Least Significant Byte First, Then Most Significant Byte

**BCD**

0	Binary Counter, 16-Bits
1	BCD Counter, 4-Decades


**M-Mode**

M2	M1	M0	
0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

Each of the three counters can be individually programmed with different operating MODES by appropriately formatted Control Words. The following is a summary of the MODE operations.


**Mode 0: Interrupt on Terminal Count**

The initial MODE set operation forces the OUTPUT low. When the specified counter is loaded with the count value, it will begin counting. The OUTPUT will remain low until the terminal count sets it high. It will remain in the high state until the trailing edge of the second  $\overline{WR}$  pulse loads in COUNT data. If data is loaded during the counting process, the first  $\overline{WR}$  stops the count. Counting starts with the new count data triggered by the falling clock edge after the second  $\overline{WR}$ . If a GATE pulse is asserted while counting, the count is terminated for the duration of GATE. The falling edge of CLK following the removal of GATE restarts counting from the terminated point.




**Mode 1: Programmable One-Shot**

The OUTPUT is set low by the falling edge of CLOCK following the trailing edge of GATE. The OUTPUT is set high again at the terminal count. The output pulse is not affected if new count data is loaded while the OUTPUT is low. The new data will be loaded on the rising edge of the next trigger pulse. The assertion of a trigger pulse while OUTPUT is low, resets and retriggers the One-Shot. The OUTPUT will remain low for the full count value after the rising edge of TRIGGER.



**Mode 2: Rate Generator**

The RATE GENERATOR is a variable modulus counter. The OUTPUT goes low for one full CLOCK period as shown in following timing diagram. The count data sets the time between OUTPUT pulses. If the count register is reloaded between output pulses the present period will not be affected. The subsequent period will reflect the new value. The OUTPUT will remain high for the duration of the asserted GATE input. Normal operation resumes on the falling CLOCK edge following the rising edge of GATE.




Note: ① All internal counter events occur at the falling edge of the associated clock in all modes of operation.

OPERATIONAL MODES ①  
(Cont.)

**Mode 3: Square Wave Generator**

MODE 3 resembles MODE 2 except the OUTPUT will be high for half of the count and low for the other half (for even values of data). For odd values of count data the OUTPUT will be high one clock cycle longer than when it is low (High Period  $\rightarrow \frac{N+1}{2}$  clock cycles; Low Period  $\rightarrow \frac{N-1}{2}$  clock periods, where N is the decimal value of count data). If the count register is reloaded with a new value during counting, the new value will be reflected immediately after the output transition of the current count.


The OUTPUT will be held in the high state while GATE is asserted. Counting will start from the full count data after the GATE has been removed.



**Mode 4: Software Triggered Strobe**


The OUTPUT goes high when MODE 4 is set, and counting begins after the second byte of data has been loaded. When the terminal count is reached, the OUTPUT will pulse low for one clock period. Changes in count data are reflected in the OUTPUT as soon as the new data has been loaded into the count registers. During the loading of new data, the OUTPUT is held high and counting is inhibited.

The OUTPUT is held high for the duration of GATE. The counters are reset and counting begins from the full data value after GATE is removed.





**Mode 5: Hardware Triggered Strobe**

Loading MODE 5 sets OUTPUT high. Counting begins when count data is loaded and GATE goes high. After terminal count is reached, the OUTPUT will pulse low for one clock period. Subsequent trigger pulses will restart the counting sequence with the OUTPUT pulsing low on terminal count following the last rising edge of the trigger input (Reference bottom half of timing diagram).



# μPD8253-5



## PACKAGE OUTLINE

μPD8253C

μPD8253-5C

Plastic

ITEM	MILLIMETERS	INCHES
A	33 MAX	1.3 MAX
B	2.53	0.1
C	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
H	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.6
L	13.2	0.52
M	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.01 <sup>+0.004</sup> <sub>-0.0019</sub>