#### PROGRAMMABLE PERIPHERAL INTERFACES


#### **DESCRIPTION**

The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are general purpose programmable INPUT/OUTPUT devices designed for use with the 8080A/8085A microprocessors. Twenty-four (24) I/O lines may be programmed in two groups of twelve (group I and group II) and used in three modes of operation. In the Basic mode, (MODE 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In the Strobed mode, (MODE 1), each group may be programmed to have 8 lines of input or output. Three of the remaining four pins in each group are used for handshaking strobes and interrupt control signals. The Bidirectional Bus mode, (MODE 2), uses the 8 lines of Port A for a bidirectional bus, and five lines from Port C for bus control signals. The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are packaged in 40 pin plastic dual-in-line packages.

#### FEATURES

- Fully Compatible with the 8080A/8085 Microprocessor Families
- All Inputs and Outputs TTL Compatible
- 24 Programmable I/O Pins
- Direct Bit SET/RESET Eases Control Application Interfaces
- 8 2 mA Darlington Drive Outputs for Printers and Displays (μPD8255)
- 8 4 mA Darlington Drive Outputs for Printers and Displays (μPD8255A-5)
- LSI Drastically Reduces System Package Count
- Standard 40 Pin Dual-In-Line Plastic and Ceramic Packages

#### PIN CONFIGURATION



Rev/2

#### PIN NAMES

Data Bus (Bi-Directional)
Reset Input
Chip Select
Read Input
Write Input
Port Address
Port A (Bit)
Port B (Bit)
Port C (Bit)
+5 Volts
0 Volts

9

#### General

**FUNCTIONAL DESCRIPTION** 

The  $\mu$ PD8255 and  $\mu$ PD8255A-5 Programmable Peripheral Interfaces (PPI) are designed for use in 8080A/8085A microprocessor systems. Peripheral equipment can be effectively and efficiently interfaced to the 8080A/8085A data and control busses with the  $\mu$ PD8255 and  $\mu$ PD8255A-5. The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are functionally configured to be programmed by system software to avoid external logic for peripheral interfaces.

#### Data Bus Buffer

The 3-state, bidirectional, eight bit Data Bus Buffer (D<sub>0</sub>-D<sub>7</sub>) of the  $\mu$ PD8255 and  $\mu$ PD8255A-5 can be directly interfaced to the processor's system Data Bus (D<sub>0</sub>-D<sub>7</sub>). The Data Bus Buffer is controlled by execution of IN and OUT instructions by the processor. Control Words and Status information are also transmitted via the Data Bus Buffer.

#### Read/Write and Control Logic

This block manages all of the internal and external transfers of Data, Control and Status. Through this block, the processor Address and Control busses can control the peripheral interfaces.

#### Chip Select, CS, pin 6

A Logic Low, V<sub>1</sub>L, on this input enables the  $\mu$ PD8255 and  $\mu$ PD8255A-5 for communication with the 8080A/8085A.

#### Read, RD, pin 5

A Logic Low, V<sub>IL</sub>, on this input enables the  $\mu$ PD8255 and  $\mu$ PD8255A-5 to send Data or Status to the processor via the Data Bus Buffer.

#### Write, WR, pin 36

A Logic Low, V<sub>I</sub>L, on this input enables the Data Bus Buffer to receive Data or Control Words from the processor.

#### Port Select 0, A<sub>0</sub>, pin 9 Port Select 1, A<sub>1</sub>, pin 8

These two inputs are used in conjunction with  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  to control the selection of one of three ports on the Control Word Register. And and And are usually connected to And and And of the processor Address Bus.

#### Reset, pin 35

A Logic High, V<sub>IH</sub>, on this input clears the Control Register and sets ports A, B, and C to the input mode. The input latches in ports A, B, and C are not cleared.

#### Group I and Group II Controls

Through an OUT instruction in System Software from the processor, a control word is transmitted to the  $\mu$ PD8255 and  $\mu$ PD8255A-5. Information such as "MODE," "Bit SET," and "Bit RESET" is used to initialize the functional configuration of each I/O port.

Each group (I and II) accepts "commands" from the Read/Write Control Logic and "control words" from the internal data bus and in turn controls its associated I/O ports.

Group I — Port A and upper Port C (PC7-PC4) Group II — Port B and lower Port C (PC3-PC0)

While the Control Word Register can be written <u>into</u>, the contents cannot be read back to the processor.

#### Ports A, B, and C

The three 8-bit I/O ports (A, B, and C) in the  $\mu$ PD8255 and  $\mu$ PD8255A-5 can all be configured to meet a wide variety of functional requirements through system software. The effectiveness and flexibility of the  $\mu$ PD8255 and  $\mu$ PD8255A-5 is further enhanced by special features unique to each of the ports.


Port A = An 8-bit data output latch/buffer and data input latch.

Port B = An 8-bit data input/output latch/buffer and an 8-bit data input buffer.

Port C = An 8-bit output latch/buffer and a data input buffer (input not latched).

Port C may be divided into two independent 4-bit control and status ports for use with Ports A and B.

#### **BLOCK DIAGRAM**



# ABSOLUTE MAXIMUM RATINGS\*

 Operating Temperature
  $0^{\circ}$ C to  $+70^{\circ}$ C

 Storage Temperature
  $-65^{\circ}$ C to  $+125^{\circ}$ C

 All Output Voltages ①
 -0.5 to +7 Volts

 All Input Voltages ①
 -0.5 to +7 Volts

 Supply Voltages ①
 -0.5 to +7 Volts

Note: 1 With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$T_a = 25^{\circ} C$$

#### DC CHARACTERISTICS

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; V_{SS} = 0V$ 

				LIM	TS				
		μPD8255			μPD8255A 5		1	TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	V <sub>SS</sub> -0.5		0.8	-0.5		0.8	V	
Input High Voltage	VIН	2		Vcc	2		vcc	V	
Output Low Voltage	VOL			04			0 45	V	(2)
Output High Voltage	Voн	2.4			24			V	(3)
Darlington Drive Current	1он(1)	1	2	4	-1		-4	mA	VOH : 15V. REXT 750Ω
Power Supply Current	¹cc		40	120			120	mA	V <sub>CC</sub> - +5V, Output Open
Input Leakage Current	LIH			10			10	μА	VIN - VCC
Input Leakage Current	LIL			-10			-10	μΑ	V <sub>IN</sub> 04V
Output Leakage Current	<sup>I</sup> LOH			10			±10	μА	V <sub>OUT</sub> - V <sub>CC</sub> ; CS = 2 0V
Output Leakage Current	<sup>1</sup> LOL			~10			-10	μА	V <sub>OUT</sub> - 0 4V, CS 2 0V

Notes: ① Any set of eight (8) outputs from either Port A, B, or C can source 2 mA into 1 5V for µPD8255, or 4 mA into

- 1.5V for µPD8255A-5
  ② For µPD8255 IOL 1.7 mA
- For µPD8255A-5 TOL 2.5 mA for DB Port, 1.7 mA for Peripheral Ports
- ③ For  $\mu$ PD8255:  $I_{OH}$  =  $-100~\mu$ A for DB Port; 50  $\mu$ s for Peripheral Ports. For  $\mu$ PD8255A-5:  $I_{OH}$  =  $-400~\mu$ A for dB Port;  $-200~\mu$ s for Peripheral Ports.

#### CAPACITANCE

 $T_a = 25^{\circ}C; V_{CC} = V_{SS} = 0V$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	ρF	f <sub>c</sub> = 1 MHz
I/O Capacitance	C <sub>I/O</sub>			20	рF	Unmeasured pins returned to VSS


9

T<sub>8</sub> = 0° C to +70° C; V<sub>CC</sub> = +5V ± 5%; V<sub>SS</sub> = 0V

AC CHARACTERISTICS


	I		LIM	1			
	l.	μPD8255		μPD8255A-5		1	TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
		REA	D				
Address Stable Before READ	†AR	50		0		ns	
Address Stable After READ	†RA	0		0		ns	
READ Pulse Width	†RR	405		300		ns	
Data Valid From READ	<sup>t</sup> RD		295		200	ns	8255: C <sub>L</sub> = 100 pF 8255A-5: C <sub>L</sub> = 150 pl
Data Float After READ	<sup>t</sup> DF	10	150	10	100	ns ns	CL = 100 pF CL = 15 pF
Time Between READS and/or WRITES	tRV	850		850		ns	2
		WRI	TE				
Address Stable Before WRITE	1AW	20		0		ns	
Address Stable After WRITE	tWA .	20		20		ns	
WRITE Pulse Width	tww	400		300		ns	
Data Valid To WRITE (L.E.)	†DW	10		100		ns	
Data Valid After WRITE	two	35		30		ns	
	01	HER T	IMING		•		
WR = 0 To Output	†₩B		500		350	ns	8255: CL = 50 pF 8255A-5: CL = 150 pl
Peripheral Data Before RD	†IR	0		0		ns	
Peripheral Data After RD	tHR	50		0		ns	
ACK Pulse Width	†AK	500		300		ns	
STB Pulse Width	tsT	350		500		ns	
Per. Data Before T.E. Of STB	tPS	60		0		ns	
Per. Deta After T.E. Of STB	tPH	150		180		ns	
ACK = 0 To Output	†AD		400		300	ns	8255: CL = 50 pF 8255A-5: CL = 150 pf
ACK = 0 To Output Float	ЧКD	20	300	20	250	ns	8255 CL = 50 pF CL = 15 pF
WA = 1 To OBF = 0	twos		300		650	ns	
ACK - 0 To OBF - 1	†AOB		450		350	ns	
STB = 0 To IBF = 1	tSIB.		450		300	ns	8255: CL = 50 pF
RD = 1 To IBF = 0	tRIB		360		300	ns	0255. CL = 50 pr
RD - 0 to INTR - 0	<sup>t</sup> RIT		450		400	ns	
STB = 1 To INTR = 1	tsit.		400		300	ns	8255A-5: CL = 150 pi
ACK - 1 To INTR - 1	<sup>t</sup> AIT		400		350	ns	
WR - 0 To INTR - 0	twiT	Ī	850	I	850	ns	


Notes: ① Period of Reset pulse must be at least 50  $\mu$ s during or after power on. Subsequent Reset pulse can be 500 ns min.




TIMING WAVEFORMS MODE 0

# TIMING WAVEFORMS (CONT.) MODE 1





#### MODE 2



Note: 1 Any sequence where  $\overline{WR}$  occurs before  $\overline{ACK}$  and  $\overline{STB}$  occurs before  $\overline{RD}$  is permissible. (INTR = IBF  $\cdot$   $\overline{MASK}$   $\cdot$   $\overline{STB}$   $\cdot$   $\overline{RD}$  +  $\overline{OBF}$   $\cdot$   $\overline{MASK}$   $\cdot$   $\overline{ACK}$   $\cdot$   $\overline{WR}$ )

② When the  $\mu PD8255A-5$  is set to Mode 1 or 2,  $\overline{OBF}$  is reset to be high (logic 1).

9

The  $\mu$ PD8255 and  $\mu$ PD8255A-5 can be operated in modes (0, 1 or 2) which are selected by appropriate control words and are detailed below.

MODE 0 provides for basic Input and Output operations through each of the ports
 A, B, and C. Output data is latched and input data follows the peripheral. No "handshaking" strobes are needed.

16 different configurations in MODE 0

Two 8-bit ports and two 4-bit ports

Inputs are not latched

Outputs are latched

MODE 1 provides for Strobed Input and Output operations with data transferred

through Port A or B and handshaking through Port C.

Two I/O Groups (I and II)

Both groups contain an 8-bit data port and a 4-bit control/data port

Both 8-bit data ports can be either Latched Input or Latched Output

MODE 2 provides for Strobed bidirectional operation using PAq.7 as the bidirectional latched data bus. PCq.7 is used for interrupts and "handshaking" bus flow controls similar to Mode 1. Note that PBq.7 and PCq.2 may be defined as Mode 0 or 1, input or output in conjunction with Port A in Mode 2.

An 8-bit latched bidirectional bus port (PA $_{0.7}$ ) and a 5-bit control port (PC $_{3.7}$ ) Both inputs and outputs are latched

An additional 8-bit input or output port with a 3-bit control port

MODES

MODE 0

MODE 1

MODE 2

BASIC OPERATION


INPUT OPERATION (READ)								
A <sub>1</sub>	A <sub>0</sub>	RD	WR	ĈŜ				
0	0	0	1	0	PORT A- DATA BUS			
0	1	0	1	0	PORT B-DATA BUS			
1	0	0	1	0	PORT C DATA BUS			

	OUTPUT OPERATION (WRITE)							
Α1	A <sub>0</sub>	RD	WR	CS				
0	0	1	0	0	DATA BUS PORT A			
0	1	1	0	0	DATA BUS PORT B			
1	0	1	0	0	DATA BUS PORT C			
1	1	1	0	0	DATA BUS CONTROL			

	DISABLE FUNCTION							
A <sub>1</sub>	A <sub>0</sub>	RD	WR	CS				
×	×	~	V	,	DATA BUS ->			
^	_ ^	_ ^	_^	'	HIGH Z STATE			
х	×			0	DATA BUS ->			
^	×			U	HIGH Z STATE			


NOTES. 1) X means "DO NOT CARE."

② All conditions not listed are illegal and should be avoided.




FORMATS

## PACKAGE OUTLINE μPD8255C μPD8255AC/D-5



Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13,2	0.520
М	0.25 <sup>+ 0.1</sup> 0.05	0.010 <sup>+ 0.004</sup> 0.002



Ceramic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
Н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
К	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
М	0.25 ± 0.05	0.01 ± 0.0019