# **NEC Microcomputers, Inc.**




# **PROGRAMMABLE INTERRUPT CONTROLLER**

DESCRIPTION The NEC μPD8259A is a programmable interrupt controller directly compatible with the 8080A/8085A/8086/8088 microprocessors. It can service eight levels of interrupts and contains on-chip logic to expand interrupt capabilities up to 64 levels with the addition of other μPD8259As. The user is offered a selection of priority algorithms to tailor the priority processing to meet his system requirements. These can be dynamically modified during operation, expanding the versatility of the system. The μPD8259A is completely upward compatible with the μPD8259-5, so software written for the μPD8259-5 will run on the μPD8259A.

FEATURES • Eight Level Priority Controller

- Programmable Base Vector Address
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- Full Compatibility with 8080A/8085A/8086/8088
- Available in 28 Pin Plastic and Ceramic Packages

PIN CONFIGURATION		~~~	28	₽ vcc																		
			27																			
			26			PIN NAMES																
									25		D7 - D0	Data Bus (Bi-Directional)										
			24	IR6	RD	Read Input																
			23		WR	Write Input																
			·22	Бів4	A <sub>0</sub>	Command Select Address																
	<sup>04</sup> Ц ′	μPD	-22	L	CAS2 – CASO	Cascade Lines																
	D3 🛛 8	8259A	21	<b>р</b> івз		Slave Program Input/																
	D2 🖸 9		20		SP/EN	Enable Buffer																
				<b>F</b> 101	INT	Interrupt Output																
				Interrupt Acknowledge Input																		
			18		IR0 - IR7	Interrupt Request Inputs																
	CAS0 [ 12																		17		टड	Chip Select
			16	SP/EN																		
			15																			



**BLOCK DIAGRAM** 

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

## DC CHARACTERISTICS

$T_a = 0^{\circ}$ C to 70°C; $V_{CC} = +5V \pm 10\%$	- a	= 0°	°C	to	70 <sup>°</sup>	°C;	v	CC =	+5V	±	10%	
--	--------	------	----	----	-----------------	-----	---	------	-----	---	-----	--

			LIMI	rs		TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	v	
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 0.5V	v	
Output Low Voltage	VOL			0.45	V	I <sub>OL</sub> = 2 mA
Output High Voltage	∨он	2.4			V	<sup>I</sup> OH = -400 µA
Interrupt Output-	VOH-INT	2.4			V	<sup>I</sup> OH = -400 µA
High Voltage		3.5			V	<sup>1</sup> OH = -50 μA
Input Leakage Current	I <sub>IL (IR0-7</sub> )			-300	μA	V <sub>IN</sub> = 0V
for IR <sub>0-7</sub>	0-7			10	μA	VIN = VCC
Input Leakage Current for other Inputs	IIL			10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Leakage Current	ILOL			- 10	μA	V <sub>OUT</sub> = 0.45 V
Output Leakage Current	I <sub>LOH</sub>			10	μA	VOUT = VCC
V <sub>CC</sub> Supply Current	Icc			100	mΑ	

## CAPACITANCE $T_a = 25^{\circ}C; V_{CC} = GND = 0V$

			LIMITS	5		TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS	
Input Capacitance	CIN			10	pF	f <sub>c</sub> = 1 MHz	
I/O Capacitance	CI/O			20	pF	Unmeasured Pins Returned to VSS	

AC CHARACTERISTICS  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$  ( $\mu$ PD8259A)

		µPD8259A		µPD8259A-2			TEST
PARAMETER	SYMBOL	MIN	MAX MIN MAX		MAX	UNIT	CONDITIONS
AO/CS Setup to RD/INTA↓	TAHRL	0		0		ns	
AO/CS Hold after RD/INTA↑	<sup>t</sup> RHAX	0		0		ns	
RD Pulse Width	<sup>t</sup> RLRH	235		160		ns	
AO/CS Setup to WR↓	tAHWL	0		0		ns	
AO/CS Hold after WR↑	tWHAX	0		0		ns	
WR Pulse Width	twlwh	290		190		ns	
Data Setup to WR↑	tD/WH	240		160		ns	
Data Hold after ₩R↑	twhdx	0		0		ns	
Interrupt Request Width (Low)	<sup>t</sup> JLJH	100		100		ns	1
Cascade Setup to Second or Third INTA↓ (Slave Only)	tCVIAL	55		40		ns	
End of RD to Next Command	TRHRL	160		160		ns	
End of WR to Next Command	tWHRL	190		190		ns	

Note: (1) This is the low time required to clear the input latch in the edge triggered mode.

		μPD8259A		μPD8259A-2			TEST	
PARAMETER	SYMBOL	MIN	IIN MAX MIN		MAX	UNIT	CONDITIONS	
Data Valid from RD/INTA	<sup>t</sup> RLDV		200		120	ns	C of Data Bus = 100 pF	
Data Float after RD/INTA↑	<sup>t</sup> RHDZ		100		85	ns	C of Data Bus Max Test C = 100 pF Min Test C = 15 pF	
Interrupt Output Delay	тунін		350		300	ns		
Cascade Valid from First INTA↓ (Master Only)	<sup>†</sup> IA'HCV		565		360	ns	C <sub>INT</sub> = 100 pF	
Enable Active from RD↓ or INTA↓	TRLEL		125		100	ns	CCASCADE = 100 pF	
Enable Inactive from RD1 or INTA1	<sup>t</sup> RHEH		150		150	ns		
Data Valid from Stable Address	<sup>t</sup> AHDV		200		200	ns		
Cascade Valid to Valid Data	tCVDV		300		200	ns		

### INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupt request register and in-service register store the in-coming interrupt request signals appearing on the IR0-7 lines (refer to functional block diagram). The inputs requesting service are stored in the IRR while the interrupts actually being serviced are stored in the ISR.

A positive transition on an IR input sets the corresponding bit in the Interrupt Request Register, and at the same time the INT output of the  $\mu$ PD8259 is set high. The IR input line must remain high until the first INTA input has been received. Multiple, nonmasked interrupts occurring simultaneously can be stored in the IRR. The incoming INTA sets the appropriate ISR bit (determined by the programmed interrupt algorithm) and resets the corresponding IRR bit. The ISR bit stays high-active during the interrupt service subroutine until it is reset by the programmed End-of-Interrupt (EOI) command.

### PRIORITY RESOLVER

The priority resolver decides the priority of the interrupt levels in the IRR. When the highest priority interrupt is determined it is loaded into the appropriate bit of the In-Service register by the first INTA pulse.

### DATA BUS BUFFER

The 3-state, 8-bit, bi-directional data bus buffer interfaces the  $\mu$ PD8259 to the processor's system bus. It buffers the Control Word and Status Data transfers between the  $\mu$ PD8259 and the processor bus.

### **READ/WRITE LOGIC**

The read/write logic accepts processor data and stores it in its Initialization Command Word (ICW) and Operation Command Word (OCW) registers. It also controls the transfer of the Status Data to the processor's data bus.

### CHIP SELECT (CS)

The  $\mu$ PD8259 is enabled when an active-low signal is received at this input. Reading or writing of the  $\mu$ PD8259 is inhibited when it is not selected.

### WRITE (WR)

This active-low signal instructs the  $\mu$ PD8259 to receive Command Data from the processor.

### READ (RD)

When an active low signal is received on the  $\overline{\text{RD}}$  input, the status of the Interrupt Request Register, In-Service Register, Interrupt Mask Register or binary code of the Interrupt Level is placed on the data bus.

### **INTERRUPT (INT)**

The interrupt output from the  $\mu$ PD8259 is directly connected to the processor's INT input. The voltage levels of this output are compatible with the 8080A/8085A/ 8086/8088.

### INTERRUPT MASK REGISTER (IMR)

The interrupt mask register stores the bits for the individual interrupt bits to be masked. The IMR masks the data in the ISR. Lower priority lines are not affected by masking a higher priority line.

# FUNCTIONAL DESCRIPTION

### FUNCTIONAL DESCRIPTION (CONT.)

### INTERRUPT ACKNOWLEDGE (INTA)

INTA pulses cause the  $\mu$ PD8259A to put vectoring information on the bus. The number of pulses depends upon whether the  $\mu$ PD8259A is in  $\mu$ PD8085A mode or 8086/8088 mode.

### A<sub>0</sub>

A<sub>0</sub> is usually connected to the processor's address bus. Together with  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$  signals it directs the loading of data into the command register or the reading of status data. The following table illustrates the basic operations performed. Note that it is divided into three functions: Input, Output and Bus Disable distinguished by the  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{CS}}$  inputs.

	μPD8259A BASIC OPERATION											
A <sub>0</sub>	D4	D3	RD	WR	CS	PROCESSOR INPUT OPERATION (READ)						
0			0	1	0	IRR, ISR or IR $\rightarrow$ Data Bus ①						
			Ó	1	0	IMR → Data Bus						
						PROCESSOR OUTPUT OPERATION (WRITE)						
0	0	0	1	0	0	Data Bus → OCW2						
0	0	1	1	0	0	Data Bus → OCW3						
0	1	х	1	0	0	Data Bus → ICW1						
1	х	х	1	Ò	0	Data Bus → OCW1, ICW2, ICW3 ②						
						DISABLE FUNCTION						
X	х	х	1	1	0	Data Bus → 3-State						
×	х	х	х	х	1	Data Bus → 3-State						

Notes: ① The contents of OCW2 written prior to the READ operation governs the selection of the IRR, ISR or Interrupt Level.


2 The sequencer logic on the  $\mu$ PD8259A aligns these commands in the proper order.

### CASCADE BUFFER/COMPARATOR. (For Use in Multiple µPD8259 Array.)


The ID's of all  $\mu$ PD8259A's are buffered and compared in the cascade buffer/comparator. The master  $\mu$ PD8259A sends the ID of the interrupting slave device along the CAS0, 1, 2 lines to all slave devices. The cascade buffer/comparator compares its preprogrammed ID to the CAS0, 1, 2 lines. The next two INTA pulses strobe the preprogrammed, 2 byte CALL routine address onto the data bus from the slave whose ID matches the code on the CAS0, 1, 2 lines.

### SLAVE PROGRAM (SP). (For Use in Multiple µPD8259A Array.)

The interrupt capability can be expanded to 64 levels by cascading multiple  $\mu$ PD8259A's in a master-plus-slaves array. The master controls the slaves through the CASO, 1, 2 lines. The  $\overline{SP}$  input to the device selects the CASO-2 lines as either outputs ( $\overline{SP}$ =1) for the master or as inputs ( $\overline{SP}$ =0) for the slaves. For one device only the  $\overline{SP}$  must be set to a logic "1" since it is functioning as a master.




READ/INTA MODE



646

### TIMING WAVEFORMS (CONT.)



### DETAILED OPERATIONAL DESCRIPTION

The sequence used by the  $\mu$ PD8259A to handle an interrupt depends upon whether an 8080A/8085A or 8086/8088 CPU is being used.

The following sequence applies to 8080A/8085A systems:

The  $\mu$ PD8259A derives its versatility from programmable interrupt modes and the ability to jump to any memory address through programmable CALL instructions. The following sequence demonstrates how the  $\mu$ PD8259A interacts with the processor.

- 1. An interrupt or interrupts appearing on IR0.7 sets the corresponding IR bit(s) high. This in turn sets the corresponding IRR bit(s) high.
- Once the IRR bit(s) has been set, the μPD8259A will resolve the priorities according to the preprogrammed interrupt algorithm. It then issues an INT signal to the processor.
- 3. The processor group issues an  $\overline{INTA}$  to the  $\mu$ PD8259A when it receives the INT.
- 4. The INTA input to the μPD8259A from the processor group sets the highest priority ISR bit and resets the corresponding IRR bit. The INTA also signals the μPD8259A to issue an 8-bit CALL instruction op-code (11001101) onto its Data bus lines.
- The CALL instruction code instructs the processor group to issue two more INTA pulses to the μPD8259A.
- 6. The two INTA pulses signal the  $\mu$ PD8259A to place its preprogrammed interrupt vector address onto the Data bus. The first INTA releases the low-order 8-bits of the address and the second INTA releases the high-order 8-bits.
- 7. The  $\mu$ PD8259A's CALL instruction sequence is complete. A preprogrammed EOI (End-of-Interrupt) command is issued to the  $\mu$ PD8259A at the end of an interrupt service routine to reset the ISR bit and allow the  $\mu$ PD8259A to service the next interrupt.

For 8086/8088 systems the first three steps are the same as described above, then the following sequence occurs:

- 4. During the first  $\overline{INTA}$  from the processor, the  $\mu$ PD8259A does not drive the data bus. The highest priority ISR bit is set and the corresponding IRR bit is reset.
- 5. The  $\mu$ PD8259A puts vector onto the data bus on the second  $\overline{INTA}$  pulse from the 8086/8088.
- There is no third INTA pulse in this mode. In the AEOI mode the ISR bit is reset at the end of the second INTA pulse, or it remains set until an EOI command is issued.

### 8080A/8085A MODE

For these processors, the  $\mu$ PD8259A is controlled by three INTA pulses. The first INTA pulse will cause the  $\mu$ PD8259A to put the CALL op-code onto the data bus. The second and third INTA pulses will cause the upper and lower address of the interrupt vector to be released on the bus.

07 D6 D5 D4 D3 D2

	ODE	1	1	0	0	1 1	0	1
IR				11	iterval =	4		
	D7	D6	D5	D4	D3	D2	D1	DO
7	A7	A6	A5	1	1	1	0	0
6	A7	A6	A5	1	1	0	0	0
5	A7	A6	A5	1	0	1	0	0
4	A7	A6	A5	1	0	0	0	0
3	A7	A6	A5	0	1	1	0	0
2	A7	A6	A5	0	1	0	0	0
1	A7	A6	A5	0	0	1	0	0
0	A7	A6	A5	0	. 0	0	0	0

1

1

D4

A12 A11

Interval = 8 4 D3

1 0 0 0

0 0 0 0

1

D3

D2 D1 D0

0

D2 D1 D0

A10 A9 A8

0

### INTERRUPT SEQUENCE

FIRST INTA

D1 D0

0 0

0

SE	CON	DĨ	NT	A

THIRD INTA

In this mode only two INTA pulses are sent to the  $\mu$ PD8259A. After the first INTA pulse, the  $\mu$ PD8259A does not output a CALL but internally sets priority resolution. If it is a master, it sets the cascade lines. The interrupt vector is output to the data bus on the second INTA pulse.

D6

A14 A13

D5

IR

7 A7 A6 1

6 A7 A6 1 1 0 0 0 0

5 A7 A6 1 0 1 0

4 A7 A6 1 0 0 0 0

3 A7 A6 0 1 1 0 0 0

2 A7 A6 0

1 A7 A6 0 0

0 A7 A6 0 0 0 0 0 0

D7

A15

D7 D6 D5 D4

	D7	D6	D5	D4	D3	D2	D1	DO
IR7	T7	Т6	·T5	T.4	Т3	1	1	1
IR6	<b>T</b> 7	Т6	T5	T4	Т3	1	1	0
IR5	T7	Т6	T5	T4	Т3	·· 1	0	1
IR4	T7	Т6	T5	T4	Т3	1	0	0
IR3	T7	Т6	T5	T4	Т3	0	1	1
IR2	T7	Т6	T5	T4	Т3	0	1	0
IR1	T7	Т6	T5	<b>T</b> 4	Т3	0	0	1
IRO	T7	Т6	T5	T4	Т3	0	0	0

# **µ**PD8259A

### INITIALIZATION ICW1 AND ICW2 COMMAND WORDS

A5-A15. Page starting address of service routines. In an 8085A system, the 8 request levels generate CALLs to 8 locations equally spaced in memory. These can be programmed to be spaced at intervals of 4 or 8 memory locations, thus the 8 routines occupy a page of 32 or 64 bytes, respectively.

The address format is 2 bytes long (A0-A15). When the routine interval is 4, A0-A4 are automatically inserted by the  $\mu$ PD8259A, while A5-A15 are programmed externally. When the routine interval is 8, A<sub>0</sub>-A<sub>5</sub> are automatically inserted by the  $\mu$ PD8259A, while A6-A15 are programmed externally.

The 8-byte interval maintains compatibility with current software, while the 4-byte interval is best for a compact jump table.

In an MCS-86 system, T7-T3 are inserted in the five most significant bits of the vectoring byte and the  $\mu$ PD8259A sets the three least significant bits according to the interrupt level. A10-A5 are ignored and ADI (Address Interval) has no effect.

- If LTIM = 1, then the  $\mu$ PD8259A operates in the level interrupt mode. I TIM: Edge detect logic on the interrupt inputs is disabled.
- ADI: CALL address interval. ADI = 1 then interval = 4; ADI = 0 then interval = 8.
- Single. Means that this is the only  $\mu$ PD8259A in the system. If SNGL = SNGL: 1 no ICW3 is issued.
- IC4: If this bit is set - ICW4 has to be read. If ICW4 is not needed, set 1C4 = 0.

### ICW3


This word is read only when there is more than one  $\mu$ PD8259A in the system and cascading is used, in which case SNGL = 0. It will load the 8-bit slave register. The functions of this register are:

- a. In the master mode (either when SP = 1, or in buffered mode when M/S = 1 in ICW4) a "1" is set for each slave in the system. The master then releases byte 1 of the call sequence (for 8085A system) and enables the corresponding slave to release bytes 2 and 3 (for 8086/8088 only byte 2) through the cascade lines.
- b. In the slave mode (either when SP = 0, or if BUF = 1 and M/S = 0 in ICW4) bits 2-0 identify the slave. The slave compares its cascade input with these bits and if they are equal, bytes 2 and 3 of the CALL sequence (or just byte 2 for 8086/8088) are released by it on the Data Bus.

### ICW4

SFNM:	If SFNM = 1 the special fully nested mode is programmed.
BUF:	If BUF = 1 the buffered mode is programmed. In buffered mode $\overline{SP}/\overline{EN}$ becomes an enable output and the master/slave determination is by M/S.
M/S:	If buffered mode is selected: M/S = 1 means the $\mu$ PD8259A is pro- grammed to be a master, M/S = 0 means the $\mu$ PD8259A is programmed to be a slave. If BUF = 0, M/S has no function.
AEOI:	If AEOI = 1 the automatic end of interrupt mode is programmed.
μPM:	Microprocessor mode: $\mu$ PM = 0 sets the $\mu$ PD8259A for 8085A system

essor mode: µPIVI U sets the  $\mu$ PD8259A for 8085A system operation,  $\mu$ PM = 1 sets the  $\mu$ PD8259A for 8086 system operation.



### 650

### OPPERATIONAL COMMAND WORDS (OCW's) ②


Once the  $\mu$ PD8259A has been programmed with Initialization Command Words, it can be programmed for the appropriate interrupt algorithm by the Operation Command Words. Interrupt algorithms in the  $\mu$ PD8259A can be changed at any time during program operation by issuing another set of Operation Command Words. The following sections describe the various algorithms available and their associated OCWs.

### **INTERRUPT MASKS**

The individual Interrupt Request input lines are maskable by setting the corresponding bits in the Interrupt Mask Register to a logic "1" through OCW1. The actual masking is performed upon the contents of the In-Service Register (e.g., if Interrupt Request line 3 is to be masked, then only bit 3 of the IMR is set to logic "1." The IMR in turn acts upon the contents of the ISR to mask bit 3). Once the  $\mu$ PD8259A has acknowledged an interrupt, i.e., the  $\mu$ PD8259A has sent an INT signal to the processor and the system controller has sent it an INTA signal, the interrupt input, although it is masked, inhibits lower priority requests from being acknowledged. There are two means of enabling these lower priority interrupt lines. The first is by issuing an End-of-Interrupt (EOI) through Operation Command Word 2 (OCW2), thereby resetting the appropriate ISR bit. The second approach is to select the Special Mask Mode through OCW3. The Special Mask Mode (SMM) and End-of-Interrupt (EOI) will be described in more detail further on.

### FULLY NESTED MODE

The fully nested mode is the  $\mu$ PD8259A's basic operating mode. It will operate in this mode after the initialization sequence, without requiring Operation Command Words for formatting. Priorities are set IR<sub>0</sub> through IR<sub>7</sub>, with IR<sub>0</sub> the highest priority. After the interrupt has been acknowledged by the processor and system controller, only higher priorities will be serviced. Upon receiving an INTA, the priority resolver determines the priority of the interrupt, sets the corresponding IR bit, and outputs the vector address to the Data bus. The EOI command resets the corresponding ISR bits at the end of its service routines.




### **ROTATING PRIORITY MODE COMMANDS**

The two variations of Rotating Priorities are the Auto Rotate and Specific Rotate modes. These two modes are typically used to service interrupting devices of equivalent priorities.

1. Auto Rotate Mode


Programming the Auto Rotate Mode through OCW2 assigns priorities 0-7 to the interrupt request input lines. Interrupt line IR<sub>0</sub> is set to the highest priority and IR<sub>7</sub> to the lowest. Once an interrupt has been serviced it is automatically assigned the lowest priority. That same input must then wait for the devices ahead of it to be serviced before it can be acknowledged again. The Auto Rotate Mode is selected by programming OCW2 in the following way (refer to Figure 3): set Rotate Priority bit "R" to a logic "1"; program EOI to a logic "1" and SEOI to a logic "0." The EOI and SEOI commands are discussed further on. The following is an example of the Auto Rotate Mode with devices requesting interrupts on lines IR<sub>2</sub> and IR<sub>5</sub>.

Before Interrupts are Serviced:



According to the Priority Status Register,  $\rm IR_2$  has a higher priority than  $\rm IR_5$  and will be serviced first.

After Servicing:



At the completion of IR<sub>2</sub>'s service routine the corresponding In-Service Register bit, IS<sub>2</sub> is reset to "0" by the preprogrammed EOI command. IR<sub>2</sub> is then assigned the lowest priority level in the Priority Status Register. The  $\mu$ PD8259A is now ready to service the next highest interrupt, which in this case, is IR<sub>5</sub>.

### 2. Specific Rotate Mode

The priorities are set by programming the lowest level through OCW2. The  $\mu$ PD8259A then automatically assigns the highest priority. If, for example, IR<sub>3</sub> is set to the lowest priority (bits L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> form the binary code of the bottom priority level), then IR<sub>4</sub> will be set to the highest priority. The Specific Rotate Mode is selected by programming OCW2 in the following manner: set Rotate Priority bit "R" to a logic "1," program EOI to a logic "0," SEOI to a logic "1" and L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> to the lowest priority level. If EOI is set to a logic "1," the ISR bit defined by L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> is reset.

### OPERATIONAL COMMAND WORDS (CONT.)

### OPERATIONAL COMMAND WORDS (CONT.)

### ND END-OF-INTERRUPT (EOI) AND SPECIFIC END-OF-INTERRUPT (SEOI)

The End-of-Interrupt or Specific End-of-Interrupt command must be issued to reset the appropriate In-Service Register bit before the completion of a service routine. Once the ISR bit has been reset to logic "0," the  $\mu$ PD8259A is ready to service the next interrupt.

Two types of EOIs are available to clear the appropriate ISR bit depending on the  $\mu$ PD8259A's operating mode.

1. Non-Specific End-of-Interrupt (EOI)

When operating in interrupt modes where the priority order of the interrupt inputs is preserved (e.g., fully nested mode), the particular ISR bit to be reset at the completion of the service routine can be determined. A non-specific EOI command automatically resets the highest priority ISR bit of those set. The highest priority ISR bit must necessarily be the interrupt being serviced and must necessarily be the service subroutine returned from.

2. Specific End-of-Interrupt (SEOI)

When operating in interrupt modes where the priority order of the interrupt inputs is not preserved (e.g., rotating priority mode) the last serviced interrupt level may not be known. In these modes a Specific End-of-Interrupt must be issued to clear the ISR bit at the completion of the interrupt service routine. The SEOI is programmed by setting the appropriate bits in OCW3 (Figure 2) to logic "1"s. Both the EOI and SEOI bits of OCW3 must be set to a logic "1" with L2, L1, L0 forming the binary code of the ISR bit to be reset.

### SPECIAL MASK MODE

Setting up an interrupt mask through the Interrupt Mask Register (refer to Interrupt Mask Register section) by setting the appropriate bits in OCW1 to a logic "1" inhibits lower priority interrupts from being acknowledged. In applications requiring that the lower priorities be enabled while the IMR is set, the Special Mask Mode can be used. The SMM is programmed in OCW3 by setting the appropriate bits to a logic "1." Once the SMM is set, the  $\mu$ PD8259A remains in this mode until it is reset. The Special Mask Mode does not affect the higher priority interrupts.

### POLLED MODE


In Poll Mode the processor must be instructed to disable its interrupt input (INT). Interrupt service is initiated through software by a Poll Command. Poll Mode is programmed by setting the Poll Mode bit in OCW3 (P = 1), during a  $\overline{WR}$  pulse. The following  $\overline{RD}$  pulse is then considered as an interrupt acknowledge. If an interrupt input is present, that  $\overline{RD}$  pulse sets the appropriate ISR bit and reads the interrupt priority level. Poll Mode is a one-time operation and must be programmed through OCW3 before every read. The word strobed onto the Data bus during Poll Mode is of the form:

•	•	•	•	•	D2	•	•
I	х	х	х	X	W2	W1	Wo

where: I = 1 if there is an interrupt requesting service = 0 if there are no interrupts

W2-0 forms the binary code of the highest priority level of the interrupts requesting service

Poll Mode can be used when an interrupt service routine is common to several interrupt inputs. The INTA sequence is no longer required, thus saving in ROM space. Poll Mode can also be used to expand the number of interrupts beyond 64.



NOTE 1: SLAVE ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT.

### INITIALIZATION COMMAND WORD FORMAT

### READING µPD8259 STATUS

The following major registers' status is available to the processor by appropriately formatting OCW3 and issuing RD command.

### INTERRUPT REQUEST REGISTER (8-BITS)

The Interrupt Request Register stores the interrupt levels awaiting acknowledgement. The highest priority in-service bit is reset once it has been acknowledged. (Note that the Interrupt Mask Register has no effect on the IRR.) A WR command must be issued with OCW3 prior to issuing the RD command. The bits which determine whether the IRR and ISR are being read from are RIS and ERIS. To read contents of the IRR, ERIS must be logic "1" and RIS a logic "0."


### **IN-SERVICE REGISTER (8-BITS)**

The In-Service Register stores the priorities of the interrupt levels being serviced. Assertion of an End-of-Interrupt (EOI) updates the ISR to the next priority level. A  $\overline{WR}$  command must be issued with OCW3 prior to issuing the  $\overline{RD}$  command. Both ERIS and RIS should be set to a logic "1."

### **INTERRUPT MASK REGISTER (8-BITS)**

The Interrupt Mask Register holds mask data modifying interrupt levels. To read the IMR status a WR pulse preceding the RD is not necessary. The IMR data is available to the data bus when  $\overline{RD}$  is asserted with An at a logic "1."

A single OCW3 is sufficient to enable successive status reads providing it is of the same register. A status read is over-ridden by the Poll Mode when bits P and ERIS of OCW3 are set to a logic "1."



# **OPERATION COMMAND**

### SUMMARY OF 8259A INSTRUCTION SET

inst. #	Mnen	nonic	A0	D7	D6	D5	D4	D3	D2	D1	DO	Operation Description
1	ICW1	•	0	A7	A6	A5	1	0	1	1	0	Format = 4, single, edge triggered
2	ICW1	8	0	A7	A6	A5	1	1	1	1	0	Format = 4, single, level triggered
3	ICW1	С	0.	A7	A6	A5	1	0	1	0	0	Byte 1 Initialization Format = 4, not single, edge triggered
4	ICW1	D	0	A7	<b>A6</b>	A5	1	1	1	0	0	Format = 4, not single, level triggered
5	ICW1	E	0	▲7	A6	0	1	0	0	1	0	No ICW4 Required Format = 8, single, edge triggered
6	ICW1	F	0	▲7	A6	0	1	1	0	1	0	Format = 8, single, level triggered
7	ICW1	G	0	▲7	<b>A6</b>	0	1	0	0	0	0	Format = 8, not single, edge triggered
8	ICW1	н	0	A7	<b>A6</b>	0	.1	1	0	0	0	Format = 8, not single, level triggered
9	ICW1	1	0	A7	A6	A5	1	0	1	1	1	Format = 4, single, edge triggered
10	ICW1	J	0	A7	A6	A5	1	1	1	1	1	Format = 4, single, level triggered
11	ICW1	κ	0	A7	A6	A5	1	0	1	0	1	Byte 1 Initialization Format = 4, not single, edge triggered
12	ICW1	L	0	A7	A6	A5	1	1	1	0	1	Format = 4, not single, level triggered
13	ICW1	м	0	A7	A6	0	1	0	0	1	1	ICW4 Required Format = 8, single, edge triggered
14	ICW1	N	0	A7	A6	0	1	1	0	1	1	Format = 8, single, level triggered
15	ICW1	0	0	A7	A6	0	1	0	0	0	1	Format = 8, not single, edge triggered
16	ICW1	Ρ	0	<b>A</b> 7	<b>A</b> 6	0	1	1	0	0	1	Format = 8, not single, level triggered
17	ICW2		1	A15		A13	A12	A11	A10	<b>A</b> 9	88	Byte 2 initialization
18	ICW3	м	1	S7	<b>S6</b>	S5	S4	<b>S</b> 3	S2	S1	SO	Byte 3 initialization — master
19	ICW3	S	1	0	0	0	0	0	S2	S1	S0	Byte 3 initialization — slave
20	ICW4	A	1	0	0	0	0	0	0	0	0	No action, redundant
21	ICW4	8	1	0	0	0	0	0	0	0	1	Non-buffered mode, no AEOI, 8086/8088
22	ICW4	c	1	0	0	0	0	0	0	1	0	Non-buffered mode, AEOI, 80/85
23	ICW4	D	1	0	0	0	0	0	0	1	1	Non-buffered mode, AEOI, 8086/8088
24	ICW4	E F	1	0	0	0	0	0	1	0	0	No action, redundant
25 26	ICW4	G	1	0	0	0	0	0 0	1	0	1	Non-buffered mode, no AEOI, 8086/8088
20 27	ICW4	н	1	0	0	0	0	0	1	1	1	Non-buffered mode, AEOI, 80/85
28	ICW4	1	1	0	0	0	0	1	1 0	0	0	Non-buffered mode, AEOI, 8086/8088
20 29	ICW4	J	1	0	0	0	0	1	0	0	1	Buffered mode, slave, no AEOI, 80/85
30	ICW4	ĸ	1	õ	ō	ŏ	ő	1	ō	1	o	Buffered mode, slave, no AEOI, 8086/8088
31	ICW4	L	1	ō	ŏ	ō	ō	1	ō	1	1	Buffered mode, slave, AEOI, 80/85
32	ICW4	M	1	ŏ	ŏ	ō	ō	1	1	0	ò	Buffered mode, slave, AEOI, 8086/8088
33	ICW4	N	1	ō	ō	ō	ō	1	1	0	1	Buffered mode, master, no AEOI, 80/85
34	ICW4	0	1	ō	0	0	0	1	1	1	o	Buffered mode, master, no AEOI, 8086/8088
35	ICW4	P	1	0	0	0	0	1	1	1	1	Buffered mode, master, AEOI, 80/85
36	ICW4	NA	1	0	0	0	1	0	0	0	0	Buffered mode, master AEOI, 8086, 8088
37	ICW4	NB	1	0	0	0	1	0	0	0	1	Fully nested mode, 8085A, non-buffered, no AEOI
38	ICW4	NC	1	0	0	0	1	0	0	1	0	ICW4 NB through ICW4 ND are identical to
39	ICW4	ND	1	0	0	0	1	0	0	1	1	ICW4 B through ICW4 D with the addition of
40	ICW4	NE	1	0	0	0	1	0	1	0	0	Fully Nested Mode
41	ICW4	NF	1	0	0	0	1	0	1	0	1	Fully Nested Mode, 80/85, non-buffered, no AEOI
42	ICW4	NG	1	0	0	0	1	0	1	1	0	
43	ICW4	NH	1	0	0	0	1	0	1	1	1	
44	ICW4	NI	1	0	0	0	1	1	0	0	0	
45	ICW4	NJ	1	0	0	0	1	1	0	0	1	
46	ICW4	NK	1	0	0	0	1	1	0	1	0	ICW4 NF through ICW4 NP are identical to ICW4 F through ICW4 P with the addition of
47	ICW4	NL	1	0	0	0	1	1	0	1	1	Fully Nested Mode
48	ICW4	NM	1	0	0	0	1	1	1	0	0	- ,
49	ICW4	NN	1	0	0	0	1	1	1	0	1	
50	ICW4	NO	1	0	0	0	1	1	1	1	0	
51	ICW4	NP	1	0	0	0	1	1	1	1	1	
52	OCW1		1	M7	M6	М5	M4	М3	M2	<b>M</b> 1	M0	Load mask register, read mark register
53	OCW2		0	0	0	1	0	0	0	0	0	Non-specific EOI
54	OCW2		0	0	1	1	0	0	L2		L0	Specific EOI, L0-L2 code of IS FF to be reset
55	OCW2		0	1	0	1	0	0	0	0	0	Rotate on Non-Specific EOI
56	OCW2		0	1	1	1	0	0	L2		L0	Rotate on Specific EOI L0-L2 code of line
57	OCW2		0	1	0	0	0	0	0	0	0	Rotate in Auto EOI (set)
58	OCW2		0	0	0	0	0	0	0	0	0	Rotate in Auto EOI (clear)
59	OCW2		0	1	1	0	0	3	L2		LO	Set Priority Command
			0	0	0	0	0	1	1	0	0	
60 61	OCW3 OCW3		ŏ	ō	ŏ	0	0	1	0	1	1	Poll mode

### SUMMARY OF OPERATION COMMAND WORD PROGRAMMING


	A <sub>0</sub>	D4	D3	1								
OCW1	1	x	×	M7-M0		0	IMR (Interrupt Mask Register) WR loads IMR data while RD reads status					
OCW2	0	0	0	R	R SEOI EOI							
				0	0	0	No Action					
				0	0	1	Non-Specific End-of-Interrupt					
				0	1	0	No Action					
				0	1	1	Specific-End-of-Interrupt $L_2$ , $L_1$ , $L_0$ forms binary representation of level to be reset.					
				1	0	0	No Action					
				1	0	1	Rotate Priority at End-of-Interrupt (Auto Mode)					
				1	1	0	Rotate Priority, L $_2$ , L $_1$ , L $_0$ specifies bottom priority without End-of-Interrupt					
				1	1	1	Rotate Priority at End-of-Interrupt (Specific Mode). L <sub>2</sub> , L <sub>1</sub> , L <sub>0</sub> specifies bottom priority, and its In-Service Register bit is reset.					
OCW3	0	0	1	ES	SMM	SMM						
				0		0	Special Mark not offected					
				0		1	Special Mask not affected					
					1	0	Reset Special Mask					
					1	1	Set Special Mask					
				EF	RIS	RIS						
					0	0	No Action					
					0	1						
					1	0	Read IR Register Status					
					1	1	Read IS Register Status					

### LOWER MEMORY INTERRUPT VECTOR ADDRESS


			INT	ERVAL	= 4		INTERVAL = 8									
	D7	D6	D5	D4	D3	D <sub>2</sub>	D1	Do	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D0
IR7	Α7	A6	Α5	1	1	1	0	0	A7	A6	1	1	1	0	0	0
IR6	A7	A6	A5	1	1	0	0	0	A7	A6	1	1	0	0	0	0
IR <sub>5</sub>	A7	A6	A5	1	0	1	0	0	A7	A6	1	0	1	0	0	0
IR4	Α7	A6	Α5	1	0	0	0	0	A7	A6	1	0	0	0	0	0
IR3	Α7	A6	Α5	0	1	1	0	0	A7	A6	0	1	1	0	Ō	0
İR2	Α7	A6	A5	0	1	0	0	0	A7	A6	0	1	0	0	0	0
IR <sub>1</sub>	Α7	A6	Α5	0	0	1	0	0	A7	A6	0	0	1	0	0	0
IR <sub>0</sub>	Α7	A6	A5	0	0	0	0	0	A7	A6	0	0	0	0	0	0

### FIGURE 4

Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all μPD8259As.




9



PACKAGE OUTLINE µPD8259AC

(Plastic)

ITEM	MILLIMETERS	INCHES
A	38.0 MAX.	1.496 MAX.
B	2.49	0.098
с	2.54	0.10
D	0 5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
1	5.22 MAX.	0.205 MAX.
ť	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10	0.01 + 0.004 - 0.002



μΡD8259AD

(Ceramic)

ITEM	MILLIMETERS	INCHES
Α	36.2 MAX.	1.43 MAX.
В	1.59 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.46 ± 0.01	0.02 ± 0.004
E	33.02 ± 0.1	1.3 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4,5 MAX.	0.18 MAX.
к	15.24 TYP.	0.6 TYP.
. L	14.93 TYP.	0.59 TYP.
м	0.25 ± 0.05	0.01 ± 0.002