# **NEC Microcomputers, Inc.**



## PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

DESCRIPTION The  $\mu$ PD8279-5 is a programmable keyboard and display Input/Output device. It provides the user with the ability to display data on alphanumeric segment displays or simple indicators. The display RAM can be programmed as 16 x 8 or a dual 16 x 4 and loaded or read by the host processor. The display can be loaded with right or left entry with an auto-increment of the display RAM address.

> The keyboard interface provides a scanned signal to a 64 contact key matrix expandable to 128. General sensors or strobed keys may also be used. Keystrokes are stored in an 8 character FIFO and can be either 2 key lockout or N key rollover. Keyboard entries generate an interrupt to the processor.

#### FEATURES • Programmable by Processor

- 32 HEX or 16 Alphanumeric Displays
- 64 Expandable to 128 Keyboard
- Simultaneous Keyboard and Display
- 8 Character Keyboard FIFO
- 2 Key Lockout or N Key Rollover
- Contact Debounce
- Programmable Scan Timer
- Interrupt on Key Entry
- Single +5 Volt Supply, ±10%
- Fully Compatible with 8080A, 8085A, μPD780 (Z80<sup>™</sup>)
- Available in 40 Pin Plastic Package

#### PIN CONFIGURATION

RL <sub>2</sub>		1	$\cup$	40	Þ	Vcc	
RL3		2		39	Þ	RL1	
CLK		3		38	Þ	RL0	
IRQ		4		37	Ь	CNTL/STB	
RL4		5		36	Ь	SHIFT	
RL5		6		35	Ь	SL3	
RL <sub>6</sub>		7		34	Þ	SL2	
RL7		8		33	Ь	SL1	
RESET		9	μρυ	32		SLO	
RD		10	8279-5	31	Þ		
WR		11		30	Ь	OUT B1	
DB0		12		29	Þ	OUT B2	
DB1		13		28	Þ	OUT B3	
DB2		14		27	Þ	OUT An	
DB3		15		26	Þ	OUT A1	
DB4		16		25	Þ	OUT A2	
DB5		17		24	Þ	OUT A3	
DB6		18		23	Þ	BD	
DB7		19		22	Ь	cs	
VSS	q	20		21	þ	A0	

PIN	NA	١VI	E3

DB0-7	Data Bus (Bi-directional)
CLK	Clock Input
RESET	Reset Input
<u>CS</u>	Chip Select
RD	Read Input
WR	Write Input
A <sub>0</sub>	Buffer Address
IRQ	Interrupt Request Output
SL0.3	Scan Lines
RL0-7	Return Lines
SHIFT	Shift Input
CNTL/STB	Control/Strobe Input
OUT A0-3	Display (A) Outputs
OUT 80-3	Display (B) Outputs
BD	Bland Display Output

The  $\mu$ PD8279-5 has two basic functions: 1) to control displays to output and 2) to control a keyboard for input. Its specific purpose is to unburden the host processor from monitoring keys and refreshing displays. The  $\mu$ PD8279-5 is designed to directly interface the microprocessor bus. The microprocessor must program the operating mode to the  $\mu$ PD8279-5, these modes are as follows:

FUNCTIONAL DESCRIPTION

#### **Output Modes**

- 8 or 16 Character Display
- Right or Left Entry

#### Input Modes

- Scanned Keyboard with Encoded 8 x 8 x 4 Key Format or Decoded 4 x 8 x 8 Scan Lines.
- Scanned Sensor Matrix with Encoded 8 x 8 or Decoded 4 x 8 Scan Lines.
- Strobed Input.

#### **BLOCK DIAGRAM**



Dperating Temperature
Storage Temperature
All Output Voltages
All Input Voltages
Supply Voltages
Power Dissipation

#### ABSOLUTE MAXIMUM RATINGS\*

Note: (1) With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

### PIN IDENTIFICATION

•

	PIN		DESCRIPTION		
NO.	SYMBOL	NAME			
1, 2, 5, 6, 7, 8, 38, 39	RL <sub>0-7</sub>	Return Lines	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.		
3	CLK	Clock	Clock from system used to generate internal timing.		
4	IRQ	Interrupt Request	Interrupt Request. In a keyboard mode, the inter- rupt line is high when there is data in the FIFO/ Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.		
9	Reset	Reset Input	A high signal on this pin resets the $\mu$ PD8279-5.		
10	RD	Read Input	Input/Output read and write. These signals enable		
11	WR	Write Input	the data buffers to either send data to the external bus or receive it from the external bus.		
12-19	DB0.7	Data Bus	Bi-Directional data bus. All data and commands between the processor and the $\mu$ PD8279-5 are transmitted on these lines.		
20	V <sub>SS</sub>	Ground Reference	Power Supply Ground		
21	A0	Buffer Address	Buffer Address. A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.		
22	CS	Chip Select	Chip Select. A low on this pin enables the inter- face functions to receive or transmit.		
23	BD	Blank Display Output	Blank Display. This output is used to blank the display during digit switching or by a display blanking command.		
24-27	OUT A <sub>0-3</sub>	Display A Outputs	These two ports are the outputs for the $16 \times 4$ display refresh registers. The data from these out-		
28-31	OUT B <sub>0-3</sub>	Display B Outputs	puts is synchronized to the scan lines (SL <sub>0</sub> -SL <sub>3</sub> ) for multiplexed digit displays. The two 4-bit ports may be blanked independently. These two ports may also be considered as one 8-bit port.		
32-35	SL <sub>0-3</sub>	Scan Lines	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).		
36	Shift	Shift Input	The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.		
37	CNTL/STB	Control/ Strobe Input	For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in Strobed input mode (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.		
40	Vcc	+5V Input	Power Supply Input		

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; V_{SS} = 0V.$ 

DADAMETED	SYMPOL	LIMITS			UNIT	TEST
PARAMETER	STINDUL	MIN	ΤΥΡ	MAX	UNIT	CONDITIONS
Input Low Voltage for Shift, Control and Return Lines	VIL1	-0.5		1.4	V	
Input Low Voltage (Others)	VIL2	-0.5		0.8	V	
Input High Voltage for Shift, Control and Return Lines	VIH1	2.2			V	
Input High Voltage (Others)	ViH2	2.0			V	
Output Low Voltage	VOL			0.45	V	IOL = 2.2 mA
Output High Voltage on Interrupt Line	∨он	3.5			V	I <sub>OH</sub> = -400 μA
Input Current on Shift,	IL1			+10	μA	V <sub>IN</sub> = V <sub>CC</sub>
Control and Return Lines				-100	μA	VIN = 0V
Input Leakage Current (Others)	IL2			±10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Float Leakage	OFL			±10	μA	VOUT = VCC to 0V
Power Supply Current	ICC			120	mA	

x							
PADAMETED			LIMIT	S	LINUT	TEST	
FANAMETEN	STIVIDUL	MIN	ТҮР	MAX	UNIT	CONDITIONS	
Input Capacitance	CIN	5		10	pF	VIN = VCC	
Output Capacitance	COUT	10		20	pF	VOUT = VCC	

### DC CHARACTERISTICS

CAPACITANCE

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

PADAMETED	SAMBON	LIMITS				TEST			
FANAMETER	STIVIBUL	MIN	ТҮР	MAX		CONDITIONS			
READ									
Address Stable Before READ	tAR	0			ns				
Address Hold Time for READ	<sup>t</sup> RA	0			ns				
READ Pulse Width	tRR	250			ns				
Data Delay from READ	<sup>t</sup> RD			150	ns	CL = 150 pF			
Address to Data Valid	<sup>t</sup> AD			250	ns	CL = 150 pF			
READ to Data Floating	<sup>t</sup> DF	10		100	ns				
Read Cycle Time	<sup>t</sup> RCY	1			μs				
	WRI	TE							
Address Stable Before WRITE	tAW	0			ns				
Address Hold Time for WRITE	tWA	0			ns				
WRITE Pulse Width	tww	250			ns				
Data Set Up Time for WRITE	tDW	150			ns				
Data Hold Time for WRITE	tWD	0			ns				
OTHER									
Clock Pulse Width	t <sub>¢</sub> W	120			ns				
Clock Period	tCY	320			ns				
	GENERAL	TIM	NG		•	-			

#### AC CHARACTERISTICS

ENERAL HMING

Keyboard Scan Time:	5.1 ms	Digit-on Time:	480 µs
Keyboard Debounce Time:	10.3 ms	Blanking Time:	160 µs
Key Scan Time:	80 µs	Internal Clock Cycle:	10 µs
Display Scan Time:	10.3 ms		

#### TIMING WAVEFORMS

#### INPUT FOR AC TESTS



READ







CLOCK INPUT



The following is a description of each section of the  $\mu$ PD8279-5. See the block diagram for functional reference.

# OPERATIONAL DESCRIPTION

#### I/O Control and Data Buffers

Communication to and from the  $\mu$ PD8279-5 is performed by selecting  $\overline{CS}$ , A<sub>0</sub>,  $\overline{RD}$  and  $\overline{WR}$ . The type of information written or read by the processor is selected by A<sub>0</sub>. A logic 0 states that information is data while a 1 selects command or status.  $\overline{RD}$  and  $\overline{WR}$  select the direction by which the transfer occurs through the Data Buffers. When the chip is deselected ( $\overline{CS}$  = 1) the bi-directional Data Buffers are in a high impedance state thus enabling the  $\mu$ PD8279-5 to be tied directly to the processor data bus.

#### Timing Registers and Timing Control

The Timing Registers store the display and keyboard modes and other conditions programmed by the processor. The timing control contains the timing counter chain. One counter is a divide by N scaler which may be programmed to match the processor cycle time. The scaler must take a value between 2 and 31 in binary. A value which scales the internal frequency to 100 KHz gives a 5.1 ms scan time and 10.3 ms switch debounce. The other counters divide down to make key, row matrix and display scans.

#### Scan Counter

The scan counter can operate in either the encoded or decoded mode. In the encoded mode, the counter provides a count which must be decoded to provide the scan lines. In the decoded mode, the counter provides a 1 out of 4 decoded scan. In the encoded mode the scan lines are active high and in the decoded mode they are active low.

#### Return Buffers, Keyboard Debounce and Control

The eight return lines are buffered and latched by the return buffers. In the keyboard mode these lines are scanned sampling for key closures in each row. If the debounce circuit senses a closure, about 10 ms are timed out and a check is performed again. If the switch is still pressed, the address of the switch matrix plus the status of shift and control are written into the FIFO. In the scanned sensor mode, the contents of return lines are sent directly to the sensor RAM (FIFO) each key scan. In the strobed mode, the transfer takes place on the rising edge of CNTL/STB.

#### FIFO/Sensor RAM and Status

This section is a dual purpose 8 x 8 RAM. In strobe or keyboard mode it is a FIFO. Each entry is pushed into the FIFO and read in order. Status keeps track of the number of entries in the FIFO. Too many reads or writes to the FIFO will be treated as an error condition. The status logic generates an IRQ whenever the FIFO has an entry. In the sensor mode the memory is a sensor RAM which detects changes in the status of a sensor. If a change occurs, the IRQ is generated until the change is acknowledged.

#### Display Address Registers and Display RAM

The Display Address Register contains the address of the word being read or written by the processor, as well as the word being displayed. This address may be programmed to auto-increment after each read or write. The display RAM may be read by the processor any time after the mode and address is set. Data entry to the display RAM may be set to either right or left entry.

#### COMMAND OPERATION

The commands programmable to the  $\mu$ PD8279-5 via the data bus with  $\overline{CS}$  active (0) and An high are as follows:

Keyboard/Display Mode Set							
	[	0 0 0 D D K K	к				
	N	ISB	LSB				
Disp	lay Moo	de:					
0	0	8-8-bit character display -	– Left entry				
0	1 (I)	16-8 bit character display	<ul> <li>Left entry</li> </ul>				
1	0	8-8 bit character display -	– Right entry				
1	1	16-8 bit character display	- Right entry				

Note: (1) Power on default condition

Keyboard Mode:

KK	<u>&lt;</u>		
0	0	0	Encoded Scan – 2 Key Lockout
0	0	1	Decoded Scan – 2 Key Lockout
0	1	0	Encoded Scan – N Key Rollover
0	1	1	Decoded Scan – N Key Rollover
1	0	0	Encoded Scan-Sensor Matrix
1	0	1	Decoded Scan-Sensor Matrix
1	1	0	Strobed Input, Encoded Display Scan
1	1	1	Strobed Input, Decoded Display Scan
			Program Clock

0 0 1 P P P P P Where PPPPP is the prescaler value between 2 and 31 this prescaler divides the external clock by PPPPP to develop its internal frequency. After reset, a default value of 31 is generated.



A1 is the auto-increment flag. AAA is the row to be read by the processor. The read command is accomplished with  $(\overline{CS} \cdot RD \cdot \overline{A0})$  by the processor. If A1 is 1, the row select counter will be incremented after each read. Note that auto-incrementing has no effect on the display.

Read Display RAM									
	0	1	1	A1	А	А	А	А	A <sub>0</sub> = 0

Where A1 is the auto-increment flag and AAAA is the character which the processor is about to read.

Write				Dis	play	/ R/	RAM		
	1	0	0	A1	Α	Α	Α	A	

where AAAA is the character the processor is about to write.

**Display Write Inhibit Blanking** 

1	0	1	X	IW	IW	BL	BL
				Δ	B	Δ	B
				<u> </u>	0	1	<u> </u>

Where IWA and IWB are Inhibit Writing nibble A and B respectively, and BLA, BLB are blanking. When using the display as a dual 4-bit, it is necessary to mask one of the 4-bit halves to eliminate interaction between the two halves. This is accomplished with the IW flags. The BL flags allow the programmer to blank either half of the display independently. To blank a display formatted as a single 8-bit, it is necessary to set both BLA and BLB. Default after a reset is all zeros. All signals are active high (1).

						CI	ear			
			1	1	0	CD	CD	CD	CF	CA
CD	CD	CD								
1	0	Х	All z	eros						
1	1	0	AB =	2016	;					
1	1	1	All o	nes						
0	х	х	Disat	ole cle	ar dis	play				

This command is used to clear the display RAM, the FIFO, or both. The  $C_D$  options allow the user the ability to clear the display RAM to either all zeros or all ones.

COMMAND OPERATION

(CONT.)

# $C_F$ clears the FIFO. $C_A$ clears all.

Clearing the display takes one complete display scan. During this time the processor can't write to the display RAM.

CF will set the FIFO empty flag and reset IRQ. The sensor matrix mode RAM pointer will then be set to row 0.

C<sub>A</sub> is equivalent to C<sub>F</sub> and C<sub>D</sub>. The display is cleared using the display clear code specified and resets the internal timing logic to synchronize it.

Énd	Inte	rrupt,	/Error	Mode	Se
		r			

1	1	1	Е	Х	Х	Х	х

In the sensor matrix mode, this instruction clears IRQ and allows writing into RAM.

In N key rollover, setting the E bit to 1 allows for operating in the special Error mode. See Description of FIFO status.

FIFO Status							
Dυ	S/E	0	U	F	N	N	N

Where: D<sub>U</sub> = Display Unavailable because a clear display or clear all command is in progress.

S/E = Sensor Error flag due to multiple closure of switch matrix.

O = FIFO Overrun since an attempt was made to push too many characters into the FIFO.

- U = FIFO Underrun. An indication that the processor tried to read an empty FIFO.
- F = FIFO Full Flag.
- NNN = The Number of characters presently in the FIFO.

The FIFO Status is Read with A0 high and CS, RD active low.

The Display not available is an indication that the C<sub>D</sub> or C<sub>A</sub> command has not completed its clearing. The S/E flags are used to show an error in multiple closures has occurred. The O or U, overrun or underrun, flags occur when too many characters are written into the FIFO or the processor tries to read an empty FIFO. F is an indication that the FIFO is full and NNN is the number of characters in the FIFO.

#### Data Read

Data can be read during  $A_0 = 0$  and when  $\overline{CS}$ ,  $\overline{RD}$  are active low. The source of the data is determined by the Read Display or Read FIFO commands.

#### Data Write

Data is written to the chip when A0,  $\overline{CS}$ , and  $\overline{WR}$  are active low. Data will be written into the display RAM with its address selected by the latest Read or Write Display command.

#### 666

#### COMMAND OPERATION (CONT.)

#### Data Format

			1 1
CNTL	SH	SCAN	RET
		I I	

In the Scanned Key mode, the characters in the FIFO correspond to the above format where CNTL and SH are the most significant bits and the SCAN and return lines are the scan and column counters.

RL7	RL6	RL5	RL4	RL3	RL2	RL1	RL0
-----	-----	-----	-----	-----	-----	-----	-----

In the Sensor Matrix mode, the data corresponds directly to the row of the sensor RAM being scanned. Shift and control (SH, CNTL) are not used in this mode.

#### **Control Address Summary**

