



## UR6517


## LINEAR INTEGRATED CIRCUIT

### 1.8A DDR BUS TERMINATION REGULATOR

#### DESCRIPTION

The **UR6517** is a linear regulator providing up to 1.8A transient current sourcing and sinking capability for DDR bus terminator applications while regulating an output voltage to within 20mV. It contains a high speed operational amplifier which provides fast load transient response and only requires 10uF of ceramic output capacitance.

The **UR6517** output termination voltage tracks the reference voltage applied at  $V_{REF}$  pin. A resistor divider connected to  $V_{IN}$ , GND and  $V_{REF}$  pins is used to force the reference voltage to  $V_{REF}$  pin. Additional features include current limiting protection and thermal shutdown protection.



#### FEATURES


- \*DDR1/ DDR2/DDR3/DDR4 termination voltage applications
- \*Sink and Source Current
  - DDR2 1.8A Sink/Source @  $V_{IN}=1.8V$
  - DDR3 1.5A Sink/Source @  $V_{IN}=1.5V$
  - LPDDR3 1.2A Sink/Source @  $V_{IN}=1.35V$
  - DDR4 1.2A Sink/Source @  $V_{IN}=1.2V$
- \*Low output voltage offset within 20mV
- \*Adjustable output voltage by external resistors
- \*Integrated power MOS devices
- \*Suspend to RAM(STR) functionality
- \*Current Limiting Protection
- \*Thermal Shutdown Protection
- \*Cost-effective and easy to use

#### ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
UR6517L-SH2-R	UR6517G-SH2-R	HSOP-8	Tape Reel

<p>UR6517G-SH2-R</p> <ul style="list-style-type: none"> <li>(1)Packing Type</li> <li>(2)Package Type</li> <li>(3)Green Package</li> </ul>	<ul style="list-style-type: none"> <li>(1) R: Tape Reel</li> <li>(2) SH2: HSOP-8</li> <li>(3) G: Halogen Free and Lead Free, L: Lead Free</li> </ul>
---	--

### MARKING




### PIN CONFIGURATIONS



### PIN DESCRIPTION

PIN NO	PIN NAME	PIN DESCRIPTION
6	V <sub>CNTL</sub>	Power supply pin for the internal control circuits
2	GND	Ground pin
1	V <sub>IN</sub>	Power supply pin for the V <sub>OUT</sub> output
3	V <sub>REF</sub>	Reference voltage input and active-low shutdown control pin
4	V <sub>OUT</sub>	Output voltage pin
5, 7, 8	NC	No connect
Exposed Pad	GND	Connect exposed pad to GND

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING (unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
V <sub>CNTL</sub> Control Voltage	V <sub>CNTL</sub>	-0.3 ~ +6	V
V <sub>IN</sub> Supply Voltage	V <sub>IN</sub>	-0.3 ~ +6	V
Power Dissipation (T <sub>A</sub> =25°C)	P <sub>D</sub>	1.163	W
Junction Temperature	T <sub>J</sub>	+150	°C
Storage Temperature	T <sub>STG</sub>	-65 ~ +150	°C

Notes: Absolute maximum ratings are those values beyond which the device could be permanently damaged.  
Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Maximum Junction to Ambient (Note)	θ <sub>JA</sub>	86	°C/W
Maximum Junction to Case	θ <sub>JC</sub>	15	°C/W

Note: θ<sub>JA</sub> is measured in the natural convection at T<sub>A</sub> = 25°C on a high effective thermal conductivity test board of JEDEC 51-7 thermal measurement standard.

■ RECOMMENDED OPERATING CONDITIONS (Note)

PARAMETER	SYMBOL	RATINGS	UNIT
V <sub>CNTL</sub> Control Voltage	V <sub>CNTL</sub>	5±5%	V
V <sub>IN</sub> Supply Voltage	V <sub>IN</sub>	1.0 ~ 5.5	V
Ambient Temperature	T <sub>A</sub>	-40 ~ +85	°C
Junction Temperature	T <sub>J</sub>	-40 ~ +125	°C


Note: All voltage values are with respect to the network ground terminal unless otherwise noted.

■ ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C, unless otherwise specified)

(V<sub>IN</sub>=1.8V/1.5V, V<sub>CNTL</sub>=5V, V<sub>REF</sub>=0.9V/0.75V, C<sub>OUT</sub> = 10μF (Ceramic))

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT CURRENT</b>						
Operation Current of V <sub>CNTL</sub>	I <sub>CNTL</sub>	I <sub>OUT</sub> = 0A		0.7	2.5	mA
V <sub>CNTL</sub> Power On Reset	V <sub>POR</sub>	V <sub>CNTL</sub> Rising		3.6		V
Standby Current	I <sub>STB</sub>	V <sub>REF</sub> < 0.2V, R <sub>LOAD</sub> = 180Ω		20	90	μA
<b>OUTPUT VOLTAGE (DDR/DDR II/DDR III)</b>						
Output Voltage Offset (V <sub>REF</sub> -V <sub>OUT</sub> )	V <sub>OS</sub>	I <sub>OUT</sub> = 0A	-20		20	mV
Load Regulation	ΔV <sub>LOAD</sub>	V <sub>IN</sub> = 1.8V, I <sub>OUT</sub> = ±1.8A	-20		20	mV
		V <sub>IN</sub> = 1.5V, I <sub>OUT</sub> = ±1.5A				
		V <sub>IN</sub> = 1.35V, I <sub>OUT</sub> = ±1.2A				
		V <sub>IN</sub> = 1.2V, I <sub>OUT</sub> = ±1.2A				
<b>PROTECTION</b>						
Current Limit	I <sub>LIMIT</sub>	V <sub>IN</sub> = 1.8V/1.5V		2.5		A
Short Circuit Current	I <sub>SHORT</sub>	V <sub>IN</sub> = 1.8V/1.5V/1.35V/1.2V V <sub>OUT</sub> < 0.2V		1.5		A
Thermal Shutdown Temperature	T <sub>SD</sub>	V <sub>CNTL</sub> = 5V	125	170		°C
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>	V <sub>CNTL</sub> = 5V		35		°C
<b>V<sub>REF</sub> Shutdown</b>						
Shutdown Threshold	V <sub>IH</sub>	Enable	0.4			V
	V <sub>IL</sub>	Shutdown			0.15	V

## ■ TYPICAL APPLICATIONS CIRCUITS



$R_1=R_2=100\text{K}\Omega$ ,  $C_{\text{OUT}}=10\mu\text{F}$ (Ceramic)under the worst case testing condition

$C_{\text{SS}}=1\text{nF}$  to  $0.1\mu\text{F}$ ,  $C_{\text{IN}}=10\mu\text{F}$ (Low ESR),  $C_{\text{CNTL}}=1\mu\text{F}$

$$V_{\text{REF}} = \frac{R_2}{R_1 + R_2} V_{\text{IN}}(\text{V}), V_{\text{OUT}} \text{ track } V_{\text{REF}}$$

**■ FUNCTIONAL PIN DESCRIPTION****V<sub>IN</sub>**

Input voltage which supplies current to the output pin. Connect this pin to a well-decoupled supply voltage. To prevent the input rail from dropping during large load transient, a large, low ESR capacitor is recommended to use. The capacitor should be placed as close as possible to the V<sub>IN</sub> pin.

**GND (Exposed Pad)**

Common Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

**V<sub>CNTL</sub>**

VCNTL supplies the internal control circuitry and provides the drive voltage. The driving capability of output current is proportioned to the V<sub>CNTL</sub>. Connect this pin to 5V bias supply to handle large output current with at least 1μF capacitor from this pin to GND. An important note is that V<sub>IN</sub> should be kept lower or equal to V<sub>CNTL</sub>.







**REFEN**

Reference voltage input and active low shutdown control pin. Two resistors dividing down the V<sub>IN</sub> voltage on this pin to create the regulated output voltage. Pulling this pin to ground turns off the device by an open-drain, such as 2N7002, signal N-MOSFET.

**V<sub>OUT</sub>**

Regulator output. V is regulated to REFEN voltage that is used to terminate the bus resistors. It is capable of sinking and sourcing current while regulating the output rail. To maintain adequate large signal transient response, typical value of 10μF ceramic capacitors are recommended to reduce the effects of current transients on V<sub>OUT</sub>.

## ■ TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.