**US107** 

**Preliminary** 

# LINEAR INTEGRATED CIRCUIT

# POWER DISTRIBUTION SWITCH


#### DESCRIPTION

The UTC **US107** is a power distribution switch. It is intended for applications such as USB where heavy capacitive loads and short-circuits are likely to be encountered. This family offers multiple devices with fixed current-limit thresholds for applications between 1.2 A, 1.7A and 2.5 A.

The  $R_{DS(ON)}$  of the MOSFET switch is as low as  $70m\Omega$ .  $\overline{OC}$  is open-drain output report over-current or over-temperature event which has typical 9ms deglitch timeout period, also reports output reverse-voltage condition with typical 5ms deglitch timeout period.

The UTC **US107** incorporates protection circuits including current limiting circuit with foldback function, thermal shutdown circuit designed to prevent catastrophic switch failure due to increasing power dissipation when continuous heavy loads or short circuit occurs. Besides, a built-in charge pump is used to drive the N-channel MOSFET that is free of parasitic body diode to eliminate any reversed current flow across the switch when it is powered off.

The UTC **US107** is applied in high-side power protection switch, USB power management, USB host and self-powered bubs, USB bus-powered hubs, hot plug-in power supplies, battery-charger circuits.



#### **■ FEATURES**


- \* Single power switch family
- \* Operating range: 3.0V~5.5V
- \* 130µA quiescent supply current
- \* 1µA maximum shutdown supply current
- \* 70mΩ high-side MOSFET
- \* 1mS typical rise time
- \* Under voltage lockout

- \* Logic level enable pin, available with Active-high or active-low version
- \* No reverse current when power off
- \* Output shutdown pull-low resister
- \* Deglitched open-drain over-current flag output (OC)
- \* Output reverse-voltage protection

#### ORDERING INFORMATION

Ordering Number		Dealtage	Pin Assignment					Daabiaa	
Lead Free	Halogen Free	Package	1	2	3	4	5	Packing	
US107xxL-AF5-R	US107xxG-AF5-R	SOT-25	0	G	OC	С	ı	Tape Reel	

Note: Pin Assignment: O: OUT G: GND OC: OC C: CE/CE I: IN




www.unisonic.com.tw 1 of 8

# **■** MARKING

US107A	US107B	US107C
☐ U17AX L: Low, H: High	U17Bx	U17Cx L: Low, H: High


## **■ PIN CONFIGURATION**



# ■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	OUT	Switch Output: Output MOSFET Source of switch. Typically connect to switched side of load.
2	GND	Ground
3	OC	Over-Current: Open-Drain OC output.
4	EN(EN)	Enable: Logic level enable input.  Make sure EN pin never floating.
5 IN		Input Supply: Output MOSFET Drain, which also supplies IC's internal circuitry. Connect to positive supply.

## **■ BLOCK DIAGRAM**



# ■ **ABSOLUTE MAXIMUM RATING** (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{IN}$	6	V
Output Voltage	V <sub>OUT</sub>	6	V
Output Current	I <sub>OUT</sub>	Internally Limited	
Enable Input	$V_{EN}$	-0.3 ~ 6	V
Continuous Power Dissipation (Note 2)	$P_{D}$	0.5	W
Junction Temperature	$T_J$	150	°C
Storage Temperature	T <sub>STG</sub>	-65 ~ <b>+</b> 150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

#### **■ OPERATING RATINGS**

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{IN}$	3.0 ~ 5.5	V
Operating Temperature	T <sub>A</sub>	-40 ~ +85	°C

## ■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient (Note 2)	$\theta_{JA}$	260	°C/W
Junction to Case	$\theta_{JC}$	85	°C/W

<sup>2.</sup> Please refer to Minimum Footprint PCB Layout Section.

# **ELECTRICAL CHARACTERISTICS** ( $V_{IN}$ =5V, $C_{IN}$ =1 $\mu$ F, $C_{OUT}$ =1 $\mu$ F, $R_L$ =10 $\Omega$ , $T_A$ =25°C)

The device is not guaranteed to function outside its operating conditions. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified.

100% tested at +25°C, unless other		lea.					
PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Input Voltage Rage	$V_{IN}$			3.0		5.5	V
Output MOS R <sub>DS(ON)</sub>	R <sub>DS(ON)</sub>				70	85	mΩ
Supply Current	I <sub>ON</sub>				130	190	μΑ
Shutdown Supply Current	I <sub>OFF</sub>				0.1	1	μΑ
Output Turn-on Rising Time	T <sub>ON</sub>	IR, = 100 90% Settling I	/ <sub>IN</sub> =5V		1.4	1.8	ms
Capat rain on raining rine		- '	/ <sub>IN</sub> =3.3V		2	2.4	ms
		US107A		2.2	2.5	2.8	Α
Over Current Trigger Point	I <sub>LIMIT</sub>	US107B		1.7	2.0	2.3	Α
		US107C		1.2	1.5	1.8	Α
		US107A, V <sub>IN</sub> >3.5V and V			1.6		Α
Fold-Back Current	I <sub>SC(FB)</sub>	US107B, V <sub>IN</sub> >3.5V and V <sub>OUT</sub> <1V			1.3		Α
		US107C, V <sub>IN</sub> >3.5V and V	/ <sub>OUT</sub> <1V		1.0		Α
EN Input Threshold-High V <sub>IH</sub>	V <sub>IH</sub>			1.2			V
EN Input Threshold-Low V <sub>IL</sub>	$V_{IL}$					0.6	V
Shutdown Pull Low Resistance	R <sub>PD</sub>				300		Ω
Output Leakage Current	I <sub>O(LEAK)</sub>	EN="0", V <sub>OUT</sub> =0V			0.5	1	μΑ
V <sub>IN</sub> Under Voltage Lockout	$V_{UVLO}$	V <sub>IN</sub> Increasing		2.2	2.4	2.9	V
V <sub>IN</sub> Under Voltage Hysteresis	$\Delta V_{UVLO}$	V <sub>IN</sub> Decreasing			200		mV
Thermal Limit	T <sub>SD</sub>				140		°C
Thermal Limit Hysteresis	$\DeltaT_{SD}$				20		°C
OC Deglitch	T <sub>D</sub>	OC Assertion or Deasser	rtion	4	9	15	ms
OC Output Low Voltage	V <sub>OC _OFF</sub>	I <sub>OC</sub> =2mA				0.4	V
OC Off-State Current	I <sub>OC_OFF</sub>	V =5V				1	μΑ
Output Reverse-Voltage Trigger Point (V <sub>OUT</sub> -V <sub>IN</sub> )	V <sub>REV</sub>	V <sub>IN</sub> =5V		10	200	450	mV
Output Reverse-Current Trigger Point	I <sub>REV</sub>			200	400	800	mA
Output Reverse-Voltage Deglitch Time	T <sub>DREV</sub>	V <sub>IN</sub> =5V		3	5	7	ms
t <sub>IOS</sub> Response Time to Short Circuit	t <sub>IOS</sub>	V <sub>IN</sub> =5V, See Figure 1,2			1.5		μs

# **■ ELECTRICAL CHARACTERISTICS (Cont.)**




Figure 1




Figure 2

#### Note:

To exactly identify the short circuit characteristic of IC, avoid the test result interfered by parasitic inductor, output capacitor, and contact resistor. It is necessary to follow the recommendation as follows.

# Please,

- 1. Add 1000 $\mu F$  of capacitor between  $V_{IN}$  and GND, and close to IC.
- 2. Remove output capacitor.
- 3. Shorter the short circuit device wire.
- 4. Measure output current ( $I_{\text{OUT}}$ ).

## **■ FUNCTIONAL DESCRIPTION**

#### **Input and Output**

IN (input) is the power supply connection to the logic circuitry and the drain of the output MOSFET. OUT (output) is the source of the output MOSFET. In a typical application, current flows through the switch from IN to OUT toward the load. Both OUT pins must be connected together to the load.

#### **Thermal Shutdown**

The thermal shutdown circuit is used to prevent damage occurs when the die temperature becomes higher than approximately 140°C. After 20°C of hysteresis, the switch will automatically restart if it enabled. When these devices are disabled or the fault is removed, the output and  $\overline{OC}$  signal will continue to cycle on and off.

#### **Undervoltage Lockout**

UVLO (Under-voltage Lockout) turns off the MOSFET switch once the input voltage falls below 2.2V, and the  $\overline{OC}$  is in active. If the input voltage exceeds approximately 2.4V, the switch will be turned on. Under-voltage detection functions only when the switch is enabled.

### **Over Current Trigger Point**

The typical over current trigger point of UTC **US107** is 2.5A, 2A, 1.5A. There is foldback of current limit when  $V_{IN}>3.5V$  and  $V_{OUT}<1V$ .


#### **Output Reverse-Voltage Protection**

The output reverse-voltage protection turns off the MOSFET switch whenever the output voltage is higher than the input voltage by 20mV (typ) for 5ms (typ) and the MOSFET switch will turn on when output reverse-voltage condition is removed for 5ms (typ).


#### OC Function

The OC open-drain output is asserted (active low) when an over current condition is encountered after a 9ms deglitch timeout. The output remains asserted until the overcurrent condition is removed. Over temperature condition is also reported immediately by  $\overline{OC}$  open-drain output. In addition,  $\overline{OC}$  is also asserted (active low) in output reverse-voltage condition with typical 5ms deglitch timeout period until the output reverse-voltage condition is removed.


# ■ TEST CIRCUIT



# **■ TIMING DIAGRAMS**




Output Rise and Fall Times



Switch Delay Times

## **■ TYPICAL APPLICATION CIRCUIT**



Note :  $1\mu F$  of input capacitor is enough in most application cases. If the PCB trace of power rail to IN is long, larger input capacitor is necessary.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.