**USR3651 Preliminary CMOS IC** 


# HIGH PRECISION CC/CV PRIMARY-SIDE PWM POWER **SWITCH**

#### DESCRIPTION

The UTC USR3651 is a primary control switch mode charger and adapter applications. The controlled variable is transferred by an auxiliary winding from the secondary to the primary side. The device integrates PWM controller to enhance the performance of discontinuous conduction mode (DCM) flyback converters.

The UTC USR3651 operates in primary-side sensing and regulation. Opto-coupler and TL431 could be eliminated. It also provides off-time modulation to linearly decrease PWM frequency under light-load conditions so that low standby power can be achieved.

The UTC USR3651 achieves high precision CV/CC regulation and high power efficiency. It offers comprehensive protection coverage with auto-recovery features including Cycle-by-cycle current limiting, V<sub>DD</sub> over voltage protection, V<sub>DD</sub> clamp, OTP, leading edge blanking, V<sub>DD</sub> under voltage lockout, etc.




# **FEATURES**

- \* Built-in 650V Power MOSFET
- \* ±5% constant voltage regulation at universal AC input
- \* High precision constant current regulation at universal AC input
- \* Primary side control without TL431 and opto-coupler
- \* Programmable CV and CC regulation
- \* Programmable cable compensation in CV mode
- \* Flyback topology in DCM operation
- \* Frequency hopping to reduce system EMI
- \* Built-in leading edge blanking

- \* Built-in primary winding inductance compensation
- \* Power on soft start
- \* Gate Output Maximum Voltage Clamped at 15V
- \* Cycle-by-cycle current limiting
- \* Over voltage protection
- \* V<sub>DD</sub> under-voltage lockout


## ORDERING INFORMATION

Ordering Number		Dookogo	Dooking	
Lead Free	Halogen Free	- Package	Packing	
USR3651L-S08-R	USR3651G-S08-R	SOP-8	Tape Reel	




www.unisonic.com.tw 1 of 8 QW-R129-035.a

# ■ MARKING




# **■ PIN CONFIGURATION**



# **■ PIN DESCRIPTION**

PIN NO.	PIN NAME	DESCRIPTION
1	$V_{DD}$	Power Supply
2	COMP	Loop Compensation
3	INV	The voltage feedback from the auxiliary winding
4	CS	Current sense input
5/6	DRAIN	Power MOSFET Drain Pin
7/8	GND	Ground

# ■ BLOCK DIAGRAM



# ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Drain Voltage (Off State)	B <sub>VDSS</sub>	-0.3~Bvdss	V
V <sub>DD</sub> Zener Clamp Continuous Current	I <sub>DD</sub>	10	mA
COMP Voltage	$V_{COMP}$	-0.3~7	V
CS Input Voltage	V <sub>CS</sub>	-0.3~7	V
INV Input Voltage	V <sub>INV</sub>	-0.3~7	V
Operating Junction Temperature	TJ	-20~150	°C
Storage Temperature	T <sub>STG</sub>	-55~150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## **■ THERMAL CHARACTERISTICS**

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	$\theta_{JA}$	90	°C/W

#### **■ OUTPUT POWER TABLE**

PARAMETER		RATINGS	UNIT	
Adamtan (Nata)	230VAC±15%	6	W	
Adapter (Note)	85-264VAC	5	W	

Note: Maximum practical continuous power in an Adapter design with sufficient drain pattern as a heat sink, at 50°C ambient.

<sup>2.</sup> Drain Pin Connected 100mm<sup>2</sup> PCB copper clad.

# ■ **ELECTRICAL CHARACTERISTICS** (V<sub>DD</sub>=15V, T<sub>A</sub>=25°C, unless otherwise specified)

DADAMETED	CVMDOL	TEST COMPITIONS	NAINI	TVD	MAN	LINIT
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	IVIAX	UNIT
SUPPLY SECTION			10.5	445	10	
Turn-on Threshold Voltage	V <sub>TH(ON)</sub>		13.5	14.5	16	V
Turn-off Threshold Voltage	V <sub>TH(OFF)</sub>		8.2	9	10.5	V
V <sub>DD</sub> OVP Protection	$V_{DD\ OVP}$			28		V
Startup Current	I <sub>DD-ST</sub>			5	20	μΑ
Operating Current	I <sub>DD-OP</sub>			1.6	2	mA
Green-Mode Operating Current	I <sub>DD-GREEN</sub>			1.3		mA
OSCILLATOR SECTION						
Maximum Frequency	f <sub>OSC</sub>		55	65	75	kHz
Minimum Frequency at CCM	f <sub>OSC-CM-MIN</sub>			17		kHz
Minimum Frequency at No-Load	f <sub>OSC-N-MIN</sub>			370		Hz
Frequency Hopping Range	∆f/freq			±5.0		%
Frequency Hopping Period	t <sub>FHR</sub>			3		ms
INV SECTION						
Reference Voltage for EA	$V_{VR}$		1.97	2.00	2.03	V
Reference Voltage for CCM	$V_{VR\_CCM}$			0.5		V
Max. Cable Compensation Current	I <sub>CABLE_MAX</sub>			37		uA
CURRENT SENSE SECTION						
Current Sense Threshold Voltage	V <sub>CS</sub>		880	910	940	mV
OCP Propagation Delay	t <sub>D_OC</sub>			90	200	nS
Leading Edge Blank Time	t <sub>LEB</sub>			900		nS
Soft Start Time	t <sub>SS</sub>			10		mS
POWER MOSFET SECTION						
MOSFET DS Breakdown Voltage	B <sub>VDSS</sub>		650			V
On Resistance	R <sub>DS(ON)</sub>			7.5		Ω
OTP SECTION			_			
Threshold Temperature of OTP (Note)	T <sub>OTP</sub>			+140		°C

Note: When the over-temperature protection is activated, the power system enters auto restart mode and output is disabled.

#### OPERATION DESCRIPTION

The UTC **USR3651** is a primary control switch mode charger and adapter applications. It operates in primary-side sensing and regulation. Opto-coupler and TL431 could be eliminated. Proprietary built-in CV and CC control can achieve high precision CV/CC performance. The device integrates PWM controller to enhance the performance of discontinuous conduction mode (DCM) flyback converters.

#### Startup control

The  $V_{DD}$  pin of UTC **USR3651** is connected to the line input through a resistor. A large value startup resistor can be used to minimize the power loss in application because the start current of UTC **USR3651** is very low. When the  $V_{DD}$  voltage reaches  $V_{TH(ON)}$ , the internal startup circuit is disabled and the IC turns on.

#### **Operating Current**

The Operating current of UTC **USR3651** is as low as 1.6mA. Good efficiency and very low standby power can be achieved.

#### **Constant Voltage Operation**

The output voltage is defined by the transmission ratio between the secondary and auxiliary winding. The UTC **USR3651** captures the auxiliary winding feedback voltage at INV pin and operates in constant-voltage (CV) mode to regulate the output voltage. The auxiliary voltage reflects the output voltage is given by:

$$V_{AUX} = \frac{N_A}{N_S} \times (V_O + \Delta V)$$
 (1)

Where  $\triangle V$  indicates the drop voltage of the output diode.




Figure 2. Auxiliary voltage waveform

Via a resistor divider connected between the auxiliary winding and INV, the  $V_{AUX}$  is sampled at the Tsampling end and it is hold until the next sampling. The sampled voltage is compared with 2.0V reference voltage and the error is amplified. The error amplifier output reflects the load condition and controls the  $T_{OFF}$  time and the lpk to regulate the output voltage, thus constant output voltage can be achieved.

#### **Constant Current Operation**

When the sampled voltage is below 2.0V reference voltage and the error amplifier output reaches its maximum, thus UTC **USR3651** operates in constant-current (CC) mode. The CC point and maximum output power can be externally adjusted by external current sense resistor Rcs. The larger Rcs, the smaller CC point is, and the smaller output power becomes.

# ■ OPERATION DESCRIPTION (Cont.)




Figure 3. Adjustable output power by changing R<sub>CS</sub>




Figure 4. Secondary current waveform

In CC operation, the CC loop control function of UTC **USR3651** will keep a fixed proportion between secondary inductance de-magnetization time (Tdemag) and switching cycle time (Tsw). The fixed proportion is

$$\frac{\text{Tdemag}}{\text{Tsw}} = \frac{1}{2} \tag{2}$$

Thus the output current is given by:

$$IOUT = \frac{1}{2} \times \frac{N_P}{N_S} \times IPK \times \frac{Tdemag}{Tsw} = \frac{1}{4} \times \frac{N_P}{N_S} \times IPK$$
 (3)

#### **Programmable Cable Drop Compensation**

UTC **USR3651** has a built-in cable voltage drop compensation to achieve good load regulation. An offset voltage is generated at INV pin by an internal current flowing into the resistor divider. The current is inversely proportional to the voltage of COMP pin. As a result, it is inversely proportional to the output load current. The voltage drop across the cable is compensated by this offset voltage at INV pin. It can also be programmed by adjusting the resistance of the divider to compensate the drop for various cable lines used.

# **Current Sensing and Leading Edge Blanking**


Cycle-by-cycle current limiting is offered in UTC **USR3651**. The switch current is detected by a sense resistor into the CS pin. When the power switch is turned on, a turn-on spike will occur on this resistor. A 900ns leading-edge blanking is built in to avoid false-termination of the switching pulse so that the external RC filtering is no longer needed.

#### **Protection Control**

Good power supply system reliability is achieved with its comprehensive protection features including  $V_{DD}$  over-voltage protection,  $V_{DD}$  Clamp, GATE Clamp, Power on soft start, Cycle-by-cycle current limiting, short circuit protection, leading edge blanking, OTP and UVLO, etc.

 $V_{DD}$  is supplied by transformer auxiliary winding output. The output of UTC **USR3651** is shutdown when  $V_{DD}$  drops below  $V_{TH(OFF)}$  and the power converter enters power on start-up sequence thereafter.

## **■ TYPICAL APPLICATION CIRCUIT**



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.