



## UT32N10

Power MOSFET

### 32A, 100V N-CHANNEL POWER MOSFET

#### DESCRIPTION



The UTC **UT32N10** is a N-channel enhancement MOSFET using UTC's advanced technology to provide the customers with perfect  $R_{DS(ON)}$  and high switching speed.

The UTC **UT32N10** is suitable for all commercial-industrial applications at power dissipation levels to approximately 50 watts, etc.

#### FEATURES

- \*  $R_{DS(ON)} \leq 18\text{ m}\Omega$  @  $V_{GS}=10\text{V}$ ,  $I_D=16\text{A}$
- \*  $R_{DS(ON)} \leq 25\text{ m}\Omega$  @  $V_{GS}=4.5\text{V}$ ,  $I_D=16\text{A}$
- \* High Switching Speed
- \* Simple drive requirement

#### SYMBOL




#### ORDERING INFORMATION

Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
UT32N10L-TN3-R	UT32N10G-TN3-R	TO-252	G	D	S	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source

<p>UT32N10G-TN3-R</p>	<p>(1) R: Tape Reel</p> <p>(2) TN3: TO-252</p> <p>(3) G: Halogen Free and Lead Free L: Lead Free</p>
-----------------------	--

#### MARKING



### ■ ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub>=25°C, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V <sub>DSS</sub>	100	V
Gate-Source Voltage		V <sub>GSS</sub>	±20	V
Drain Current	Continuous	I <sub>D</sub>	32	A
	Pulsed (Note 2)	I <sub>DM</sub>	64	A
Avalanche Energy	Single Pulsed (Note 3)	E <sub>AS</sub>	423	mJ
Peak Diode Recovery dv/dt (Note 4)		dv/dt	3.2	V/ns
Power Dissipation		P <sub>D</sub>	50	W
Junction Temperature		T <sub>J</sub>	+150	°C
Storage Temperature		T <sub>STG</sub>	-55 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating : Pulse width limited by maximum junction temperature.

3. L=10mH, I<sub>AS</sub>=9.2A, V<sub>DD</sub>=50V, R<sub>G</sub>=25Ω, Starting T<sub>J</sub> = 25°C

4. I<sub>SD</sub>≤30A, di/dt≤200A/μs, V<sub>DD</sub> ≤ BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C

### ■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	θ <sub>JA</sub>	110	°C/W
Junction to Case	θ <sub>JC</sub>	2.5 (Note)	°C/W

Note: Device mounted on FR-4 substrate P<sub>C</sub> board, 2oz copper, with 1inch square copper plate.


### ■ ELECTRICAL CHARACTERISTICS (T<sub>J</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	100			V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1	μA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V			±100	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.0		3.0	V
Drain to Source On-state Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =16A			18	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =16A			25	mΩ
<b>DYNAMIC PARAMETERS</b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1.0MHz		3060		pF
Output Capacitance	C <sub>OSS</sub>			280		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			245		pF
<b>SWITCHING PARAMETERS</b>						
Total Gate Charge (Note 1)	Q <sub>G</sub>	V <sub>DS</sub> =80V, V <sub>GS</sub> =10V, I <sub>D</sub> =32A, I <sub>G</sub> =1mA (Note 1, 2)		81		nC
Gate Source Charge	Q <sub>GS</sub>			8		nC
Gate Drain Charge	Q <sub>GD</sub>			21		nC
Turn-ON Delay Time (Note 1)	t <sub>D(ON)</sub>	V <sub>DD</sub> =50V, V <sub>GS</sub> =10V, I <sub>D</sub> =32A, R <sub>G</sub> =25Ω (Note 1, 2)		14		ns
Turn-ON Rise Time	t <sub>R</sub>			21		ns
Turn-OFF Delay Time	t <sub>D(OFF)</sub>			59		ns
Turn-OFF Fall-Time	t <sub>F</sub>			27		ns
<b>SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS</b>						
Maximum Continuous Drain-Source Diode Forward Current	I <sub>S</sub>				32	A
Maximum Pulsed Drain-Source Diode Forward Current	I <sub>SM</sub>				64	A
Drain-Source Diode Forward Voltage (Note 1)	V <sub>SD</sub>	I <sub>S</sub> =32A, V <sub>GS</sub> =0V			1.4	V
Reverse Recovery Time (Note 1)	t <sub>rr</sub>	I <sub>S</sub> =32A, V <sub>GS</sub> =0V, di/dt=100A/μs		58		ns
Reverse Recovery Charge	Q <sub>rr</sub>				108	


Notes: 1. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2%.

2. Essentially independent of operating ambient temperature.

## TEST CIRCUITS AND WAVEFORMS




Peak Diode Recovery dv/dt Test Circuit




Peak Diode Recovery dv/dt Test Circuit and Waveforms

Peak Diode Recovery dv/dt Waveforms


## TEST CIRCUITS AND WAVEFORMS




Switching Test Circuit




Switching Waveforms




Gate Charge Test Circuit



Gate Charge Waveform









Unclamped Inductive Switching Test Circuit









Unclamped Inductive Switching Waveforms



## TYPICAL CHARACTERISTICS



## ■ TYPICAL CHARACTERISTICS (Cont.)



■ TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.