UT54ACS191E

Synchronous 4-Bit Up-Down Binary Counters

March 2015 www.aeroflex.com/Logic Datasheet

FEATURES

- Single down/up count control line
- Look-ahead circuitry enhances speed of cascaded counters
- Fully synchronous in count modes
- Asynchronously pre-settable with load control
- 0.6µm CRH CMOS process
- Latchup immune
- High speed
- Low power consumption
- Wide power supply operating range of 3.0V to 5.5V
- Available QML Q or V processes
- 16-lead flatpack
- UT54ACS191E SMD 5962-96564

DESCRIPTION

The UT54ACS191E is a performance and voltage enhanced version of the UT54ACS191 synchronous 4-bit, reversible updown binary counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed. Synchronous operation eliminates the output counting spikes associated with asynchronous counters.

The outputs of the four flip-flops are triggered on a low-to-highlevel transition of the clock input if the enable input (\overline{CTEN}) is low. A logic one applied to \overline{CTEN} inhibits counting. The direction of the count is determined by the level of the down/up (D/ \overline{U}) input. When D/ \overline{U} is low, the counter counts up and when D/ \overline{U} is high, it counts down.


The counter features a fully independant clock circuit. Changes at control inputs ($\overline{\text{CTEN}}$ and D/\overline{U}) that will modify the operating mode have no effect on the contents of the counter until clocking occcurs.

The counter is fully programmable. The outputs may be preset to either logic level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. The asynchronous load allows counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum (MAX/MIN) count. The MAX/MIN output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (15) counting up.

The ripple clock output ($\overline{\text{RCO}}$) produces a low-level output pulse under those same conditions but only while the clock input is low. The counters easily cascade by feeding the $\overline{\text{RCO}}$ to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. Use the MAX/MIN count output to accomplish look-ahead for highspeed operation.

The device is characterized over full military temperature range of -55° C to $+125^{\circ}$ C.

PINOUT




FUNCTION TABLE

FUNCTION	LOAD	CTEN	D/U	CLK
Count Up	Н	L	L	-
Count Down	Н	L	Н	-
Asynchronous Reset	L	Х	Х	Х
No Change	Н	Н	Х	Х

A passion for performance.


LOGIC SYMBOL



Note:

1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM



OPERATIONAL ENVIRONMENT¹

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	108	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes:

Logic will not latchup during radiation exposure within the limits defined in the table.
 Device storage elements are immune to SEU affects.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	-0.3 to 7.0	V
V _{I/O}	Voltage any pin	-0.3 to V _{DD} +0.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
T _J	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
$\Theta_{ m JC}$	Thermal resistance junction to case 15		°C/W
II	DC input current	±10	mA
P_D^2	Maximum package power dissipation permitted @ $Tc = +125^{\circ}C$	3.2	W

Note:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Per MIL-STD-883, method 1012.1, Section 3.4.1, P_{D} = (T_{j(max)} - T_{c(max)}) / Θ_{jc}

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	3.0 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to +125	°C

DC ELECTRICAL CHARACTERISTICS FOR THE UT54ACS191E⁷

($V_{DD} = 3.0V$ to 5.5V; $V_{SS} = 0V^6$; -55°C < T_C < +125°C)

SYMBOL	DESCRIPTION	CONDITION	MIN	MAX	UNIT
V _{IL}	Low-level input voltage ¹	V _{DD} from 3.0V to 5.5V		0.3 V _{DD}	V
V _{IH}	High-level input voltage ¹	V _{DD} from 3.0V to 5.5V	0.7 V _{DD}		V
I _{IN}	Input leakage current	$V_{IN} = V_{DD} \text{ or } V_{SS}$	-1	1	μΑ
V _{OL}	Low-level output voltage ³	$I_{OL} = 100\mu A$ V _{DD} from 3.0V to 5.5V		0.25	V
V _{OH}	High-level output voltage ³	$I_{OH} = -100\mu A$ V _{DD} from 3.0V to 5.5V	V _{DD} -0.25		V
I _{OS1}	Short-circuit output current ^{2,4}	$V_{O} = V_{DD}$ and V_{SS} V_{DD} from 4.5V to 5.5V	-200	+200	mA
I _{OS2}	Short-circuit output current ^{2,4}	$V_{O} = V_{DD}$ and V_{SS} V_{DD} from 3.0V to 3.6V	-100	+100	mA
I _{OL1}	Low level output current ¹⁰ (sink)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OL} = 0.4V$ $V_{DD} \text{ from } 4.5V \text{ to } 5.5V$	+8		mA
I _{OL2}	Low level output current ¹⁰ (sink)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OL} = 0.4V$ $V_{DD} \text{ from } 3.0V \text{ to } 3.6V$	+6		mA
I _{OH1}	High level output current ¹⁰ (source)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = V_{DD} - 0.4V$ $V_{DD} \text{ from } 4.5V \text{ to } 5.5V$	-8		mA
I _{OH2}	High level output current ¹⁰ (source)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = V_{DD} - 0.4V$ $V_{DD} \text{ from } 3.0V \text{ to } 3.6V$	-6		mA
P _{total1}	Power dissipation ^{2, 8, 9}	$C_{L} = 50 \text{pF}$ $V_{DD} = 4.5 \text{V to } 5.5 \text{V}$		1.4	mW/ MHz
P _{total2}	Power dissipation ^{2, 8, 9}	$C_{L} = 50 \text{pF}$ $V_{DD} = 3.0 \text{V to } 3.6 \text{V}$		1.0	mW/ MHz
I _{DDQ}	Quiescent Supply Current	$V_{IN} = V_{DD}$ or V_{SS} V_{DD} from 3.0V to 5.5V		25	μΑ

C _{IN}	Input capacitance ⁵	$f = 1 MHz$ $V_{DD} = 0 V$	15	pF
C _{OUT}	Output capacitance ⁵	f = 1MHz V _{DD} = 0V	15	pF

Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rs maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 method 1019 condition A up to the maximum TID level procured.
- 8. Power dissipation specified per switching output.
- 9. Power does not include power contribution of any TTL output sink current.
- 10. Guaranteed by characterization, but not tested.

AC ELECTRICAL CHARACTERISTICS FOR UT54ACS191E^2 (V_{DD} = 3.0V to 5.5V; V_{SS} = 0V ^1, -55^{\circ}C < T_C < +125^{\circ}C)

SYMBOL	PARAMETER	CONDITION	V _{DD}	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	$\overline{\text{LOAD}}$ to Q_n	$C_L = 50 pF$	4.5V to 5.5V	2	14	ns
			3.0V to 3.6V	2	18	
t _{PHL1}	$\overline{\text{LOAD}}$ to Q_n	$C_L = 50 pF$	4.5V to 5.5V	2	15	ns
			3.0V to 3.6V	2	20	
t _{PLH2}	Data In to Q _n	$C_L = 50 pF$	4.5V to 5.5V	2	13	ns
			3.0V to 3.6V	2	18	
t _{PHL2}	Data In to Q _n	$C_L = 50 pF$	4.5V to 5.5V	2	15	ns
			3.0V to 3.6V	2	20	
t _{PLH3}	CLK to Q _n	$C_L = 50 pF$	4.5V to 5.5V	2	12	ns
			3.0V to 3.6V	2	16	
t _{PHL3}	CLK to Q _n	$C_L = 50 pF$	4.5V to 5.5V	2	13	ns
			3.0V to 3.6V	2	18	
t _{PLH4}	CLK to RCO	$C_L = 50 pF$	4.5V to 5.5V	2	8	ns
			3.0V to 3.6V	2	10	
t _{PHL4}	CLK to RCO	$C_L = 50 pF$	4.5V to 5.5V	2	10	ns
			3.0V to 3.6V	2	12	
t _{PLH5}	CLK to MAX/MIN	$C_L = 50 pF$	4.5V to 5.5V	2	14	ns
			3.0V to 3.6V	2	19	
t _{PHL5}	CLK to MAX/MIN	$C_L = 50 pF$	4.5V to 5.5V	2	15	ns
			3.0V to 3.6V	2	20	
t _{PLH6}	D/\overline{U} to \overline{RCO}	$C_L = 50 pF$	4.5V to 5.5V	2	11	ns
			3.0V to 3.6V	2	15	
t _{PHL6}	D/\overline{U} to \overline{RCO}	$C_L = 50 pF$	4.5V to 5.5V	2	12	ns
			3.0V to 3.6V	2	16	
t _{PLH7}	D/\overline{U} to MAX/MIN	$C_L = 50 pF$	4.5V to 5.5V	2	10	ns
			3.0V to 3.6V	2	13	1
t _{PHL7}	D/\overline{U} to MAX/MIN	$C_L = 50 pF$	4.5V to 5.5V	2	11	ns
			3.0V to 3.6V	2	14	1
t _{PLH8}	CTEN to RCO	$C_L = 50 pF$	4.5V to 5.5V	2	8	ns
			3.0V to 3.6V	2	11	1

t _{PHL8}	$\overline{\text{CTEN}}$ to $\overline{\text{RCO}}$	$C_L = 50 pF$	4.5V to 5.5V	2	10	ns
THLS			3.0V to 3.6V	2	10	_
				2		
f _{MAX} ³	Maximum clock frequency	$C_L = 50 pF$	3.0V to 5.5V		70	MHz
t _{SU1}	D/\overline{U} setup time before CLK \uparrow	$C_L = 50 pF$	4.5V to 5.5V	8		ns
			3.0V to 3.6V	10		
t _{SU2}	$\overline{\text{CTEN}}$ low setup time before CLK \uparrow	$C_L = 50 pF$	4.5V to 5.5V	10		ns
			3.0V to 3.6V	12		
t _{SU3}	A, B, C, D setup time before $\overline{\mathbf{X} + \mathbf{X}}$	$C_L = 50 pF$	4.5V to 5.5V	4		ns
	LOAD ↑		3.0V to 3.6V	5		
t _{SU4}	LOAD high setup time before CLK↑	$C_L = 50 pF$	4.5V to 5.5V	3		ns
			3.0V to 3.6V	4		
t _{H1}	D/\overline{U} hold time after CLK [↑]	$C_L = 50 pF$	3.0V to 5.5V	0		ns
t _{H2}	$\overline{\text{CTEN}}$ low hold time after CLK \uparrow	$C_L = 50 pF$	4.5v to 5.5V	1		ns
			3.0V to 3.6V	2		
t _{H3}	A, B, C, D hold time after $\overline{\text{LOAD}}$ \uparrow	$C_L = 50 pF$	3.0V to 5.5V	2		ns
tw	Minimum pulse width CLK high or low LOAD low	$C_L = 50 pF$	3.0V to 5.5V	7		ns

Notes:

Maximum allowable relative shift equals 50mV.
 For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MIL-STD-883 method 1019 condition A up to the maximum TID level procured.

3. Maximum clock frequency f_{MAX} is the max rate at which the device will count up or down at the given voltage. However, the user must wait the appropriate UP-to-Qn or Down-to-Qn propagation delay time in order to observe the current counter value.

Packaging





Figure 1. 16-Lead Flatpack

Ordering Information: UT54ACS191E: SMD



Notes:

- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development Preliminary Datasheet - Shipping Prototype Datasheet - Shipping QML to Reduced HiRel

This product is controlled for export under the U.S. Department of Commerce (DoC). A license may be required prior to the export of this product from the United States.



Datasheet Revision History

Revision Date	Description of Change
February 2015 Version 1.0.0	Initial Release of Datasheet