

# UT54ACTS220

## Clock and Wait-State Generation Circuit

### FEATURES


- 1.2 $\mu$  radiation-hardened CMOS
  - Latchup immune
- High speed
- Low power consumption
- Single 5-volt supply
- Available QML Q or V processes
- Flexible package
  - 14-pin DIP
  - 14-lead flatpack

### DESCRIPTION

The UT54ACTS220 is designed to be a companion chip to UPMC's UT69151 S $\mu$ MMIT family for the purpose of generating clock and wait-state signals. The device contains a divide by two circuit that accepts TTL input levels and drives CMOS output buffers. The chip accepts a 48MHz clock and generates a 24MHz clock. The 48MHz clock can have a duty cycle that varies by  $\pm 20\%$ . The UT54ACT220 generates a 24MHz clock with a  $\pm 5\%$  duty cycle variation. The wait-state circuit generates a single wait-state by delaying the falling edge of DTACK into the S $\mu$ MMIT. The clock/timing device generates DTACK from the falling edge of input RCS which is synchronized by the falling edge of 24MHz. The S $\mu$ MMIT drives inputs RCS and DMACK.

The devices are characterized over full military temperature range of -55°C to +125°C.

### LOGIC SYMBOL




#### Note:


1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### PINOUTS

#### 14-Pin DIP Top View



#### 14-Lead Flatpack Top View



## PIN DESCRIPTION

| Pin Number | Pin Name                   | Description                                                                                                                                                                                                                                            |
|------------|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2          | CLKOUT                     | Buffered version of CLKIN.                                                                                                                                                                                                                             |
| 3          | $\overline{\text{CLKOUT}}$ | Inverted version of CLKIN.                                                                                                                                                                                                                             |
| 4          | CLKIN                      | Clock Input. This signal can be any arbitrary signal that the user wishes to buffer.                                                                                                                                                                   |
| 6          | 48MHz                      | 48MHz Clock. The 24MHz clock is created by dividing this signal by two.                                                                                                                                                                                |
| 8          | $\overline{\text{DMACK}}$  | DMA Acknowledge. This input is generated by the S $\mu$ MMIT. When high, this signal will cause DTACK output to be forced high.                                                                                                                        |
| 9          | $\overline{\text{RCS}}$    | RAM Chip Select. This input is generated by the S $\mu$ MMIT.                                                                                                                                                                                          |
| 10         | $\overline{\text{MRST}}$   | Master Reset. This input can be used to preset 24MHz, $\overline{\text{DTACK}}$ and TEST. For normal operation tie MRST to V <sub>DD</sub> through a resistor.                                                                                         |
| 11         | TEST                       | Test output signal.                                                                                                                                                                                                                                    |
| 12         | $\overline{\text{DTACK}}$  | Data Transfer Acknowledge. This signal can be used to drive the $\overline{\text{DTACK}}$ signal of the S $\mu$ MMIT if the user requires one wait state during the memory transfer.                                                                   |
| 13         | 24MHz                      | 24MHz Clock. This output runs at half the frequency of the 48MHz input. The falling edge of 24MHz is the signal that latches the DTACK outputs. 24MHz is forced high whenever MRST is low. Properly loaded, 24MHz will have a 50% duty cycle $\pm$ 5%. |

FUNCTIONAL TIMING: Single S $\mu$ MMIT Wait-State

For both read and write memory cycles,  $\overline{\text{DTACK}}$  is an input to the S $\mu$ MMIT E and S $\mu$ MMIT LX/DXE. A non-wait state memory requires two clock cycles, T<sub>1</sub> and T<sub>2</sub> of figure 1. For accessing slower memory devices, the UT54ACTS220 holds DTACK to a logical "1". This results in the stretching of memory cycles by one clock to three clock cycles, T<sub>W</sub> of figure 1. The S $\mu$ MMIT E and S $\mu$ MMIT LX/DXE samples the  $\overline{\text{DTACK}}$  on the rising edge of the 24 MHz clock. If DTACK is not generated before the rising edge of the clock, the S $\mu$ MMIT E and S $\mu$ MMIT LX/DXE extends the memory cycle.





Figure 1. Functional Timing

## UT54ACTS220

## LOGIC DIAGRAM



et4U.com

DataShee

**RADIATION HARDNESS SPECIFICATIONS**

| PARAMETER                    | LIMIT  | UNITS                   |
|------------------------------|--------|-------------------------|
| Total Dose                   | 1.0E6  | rad(Si)                 |
| SEU Threshold <sup>1</sup>   | 80     | MeV-cm <sup>2</sup> /mg |
| SEL Threshold                | >120   | MeV-cm <sup>2</sup> /mg |
| Neutron Fluence <sup>2</sup> | 1.0E14 | n/cm <sup>2</sup>       |

**Notes:**

1. Device storage elements are immune to SEU affects.
2. Not tested, inherent of CMOS technology.

**ABSOLUTE MAXIMUM RATINGS**

| SYMBOL           | PARAMETER                              | LIMIT                        | UNITS |
|------------------|----------------------------------------|------------------------------|-------|
| V <sub>DD</sub>  | Supply voltage                         | -0.3 to 7.0                  | V     |
| V <sub>I/O</sub> | Voltage any pin                        | -0.3 to V <sub>DD</sub> +0.3 | V     |
| T <sub>STG</sub> | Storage Temperature range              | -65 to +150                  | °C    |
| T <sub>J</sub>   | Maximum junction temperature           | +175                         | °C    |
| T <sub>LS</sub>  | Lead temperature (soldering 5 seconds) | +300                         | °C    |
| Θ <sub>JC</sub>  | Thermal resistance junction to case    | 20                           | °C/W  |
| I <sub>I</sub>   | DC input current                       | ±10                          | mA    |
| P <sub>D</sub>   | Maximum power dissipation              | 1                            | W     |

**Note:**

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

| SYMBOL          | PARAMETER             | LIMIT                | UNITS |
|-----------------|-----------------------|----------------------|-------|
| V <sub>DD</sub> | Supply voltage        | 4.5 to 5.5           | V     |
| V <sub>IN</sub> | Input voltage any pin | 0 to V <sub>DD</sub> | V     |
| T <sub>C</sub>  | Temperature range     | -55 to + 125         | °C    |
| 48MHz           | Duty Cycle            | 50 ± 20%             | MHz   |

## UT54ACTS220

**DC ELECTRICAL CHARACTERISTICS**<sup>7</sup>(V<sub>DD</sub> = 5.0V ±10%; V<sub>SS</sub> = 0V<sup>6</sup>, -55°C ≤ T<sub>C</sub> ≤ +125°C)

| SYMBOL             | PARAMETER                                                                           | CONDITION                                                                                        | MIN  | MAX         | UNIT       |
|--------------------|-------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|------|-------------|------------|
| V <sub>IL</sub>    | Low-level input voltage <sup>1</sup><br>TTL                                         |                                                                                                  |      | 0.8         | V          |
| V <sub>IH</sub>    | High-level input voltage <sup>1</sup><br>TTL                                        |                                                                                                  | 2.25 |             | V          |
| I <sub>IN</sub>    | Input leakage current<br>TTL                                                        | V <sub>DD</sub> = 5.5V<br>V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                   | -1   | 1           | μA         |
| V <sub>OL1</sub>   | Low-level output voltage <sup>3</sup><br>Except CLKOUT/ $\overline{\text{CLKOUT}}$  | I <sub>OL</sub> = 8mA, V <sub>DD</sub> = 4.5V<br>I <sub>OL</sub> = 100μA                         |      | 0.4<br>0.25 | V          |
| V <sub>OH1</sub>   | High-level output voltage <sup>3</sup><br>Except CLKOUT/ $\overline{\text{CLKOUT}}$ | I <sub>OH</sub> = -8mA, V <sub>DD</sub> = 4.5V                                                   | 3.15 |             | V          |
| V <sub>OL2</sub>   | CLKOUT/ $\overline{\text{CLKOUT}}$ Low-level output<br>voltage <sup>3</sup>         | I <sub>OL</sub> = 100μA                                                                          |      | 0.25        | V          |
| V <sub>OH2</sub>   | CLKOUT/ $\overline{\text{CLKOUT}}$ High-level output<br>voltage <sup>3</sup>        | I <sub>OH</sub> = -100μA                                                                         | 4.25 |             | V          |
| I <sub>OS</sub>    | Short-circuit output current <sup>2,4</sup>                                         | V <sub>O</sub> = V <sub>DD</sub> and V <sub>SS</sub><br>V <sub>DD</sub> = 5.5V                   |      | +300        | mA         |
| I <sub>OL1</sub>   | Output current <sup>10</sup><br>(Sink), Except CLKOUT/ $\overline{\text{CLKOUT}}$   | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>OL</sub> = 0.4V                   | 8    |             | mA         |
| I <sub>OH1</sub>   | Output current <sup>10</sup><br>(Source), Except CLKOUT/ $\overline{\text{CLKOUT}}$ | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>OH</sub> = V <sub>DD</sub> - 0.4V | -8   |             | mA         |
| I <sub>OL2</sub>   | CLKOUT/ $\overline{\text{CLKOUT}}$ output current <sup>10</sup><br>(Sink)           | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>OL</sub> = 0.4V                   | 12   |             | mA         |
| I <sub>OH2</sub>   | CLKOUT/ $\overline{\text{CLKOUT}}$ output current <sup>10</sup><br>(Source)         | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>OH</sub> = V <sub>DD</sub> - 0.4V | -12  |             | mA         |
| I <sub>IH</sub>    | Input current high                                                                  | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>IN</sub> = 5.5V                   |      | +1.0        | μA         |
| I <sub>IL</sub>    | Input current low                                                                   | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub><br>V <sub>IN</sub> = V <sub>SS</sub>        |      | -1.0        | μA         |
| P <sub>total</sub> | Power dissipation <sup>2, 8, 9</sup>                                                | C <sub>L</sub> = 50pF                                                                            |      | 1.0         | mW/<br>MHz |
| I <sub>DDQ</sub>   | Quiescent Supply Current                                                            | V <sub>DD</sub> = 5.5V<br>V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                   |      | 10          | μA         |


|                  |                                 |                                                                                                                              |  |     |    |
|------------------|---------------------------------|------------------------------------------------------------------------------------------------------------------------------|--|-----|----|
| $\Delta I_{DDQ}$ | Quiescent Supply Current Delta  | For input under test<br>$V_{IN} = V_{DD} - 2.1V$<br>For all other inputs<br>$V_{IN} = V_{DD}$ or $V_{SS}$<br>$V_{DD} = 5.5V$ |  | 1.6 | mA |
| $C_{IN}$         | Input capacitance <sup>5</sup>  | $f = 1MHz @ 0V$                                                                                                              |  | 15  | pF |
| $C_{OUT}$        | Output capacitance <sup>5</sup> | $f = 1MHz @ 0V$                                                                                                              |  | 15  | pF |

**Notes:**

- Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH(min)} + 20\%$ ,  $-0\%$ ;  $V_{IL} = V_{IL(max)} + 0\%$ ,  $-50\%$ , as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH(min)}$  and  $V_{IL(max)}$ .
- Supplied as a design limit but not guaranteed or tested.
- Per MIL-PRF-38535, for current density  $\leq 5.0E5$  amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.
- Not more than one output may be shorted at a time for maximum duration of one second.
- Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- Maximum allowable relative shift equals 50mV.
- All specifications valid for radiation dose  $\leq 1E6$  rads(Si).
- Power does not include power contribution of any TTL output sink current.
- Power dissipation specified per switching output.
- This value is guaranteed based on characterization data, but not tested.

## UT54ACTS220

## AC ELECTRICAL DIAGRAM



**AC ELECTRICAL CHARACTERISTICS <sup>2</sup>**(V<sub>DD</sub> = 5.0V ±10%; V<sub>SS</sub> = 0V<sup>1</sup>, -55°C < T<sub>C</sub> < +125°C)

| SYMBOL                       | PARAMETER                                                          | MINIMUM | MAXIMUM | UNIT |
|------------------------------|--------------------------------------------------------------------|---------|---------|------|
| t <sub>PHL1</sub>            | 48MHz ↑ to 24MHz ↓                                                 | 0       | 15      | ns   |
| t <sub>PLH1</sub>            | 48MHz ↑ to 24MHz ↑                                                 | 0       | 15      | ns   |
| t <sub>PHL2</sub>            | 24MHz ↓ to $\overline{\text{DTACK}}$ ↓                             | 0       | 7       | ns   |
| t <sub>PLH2</sub>            | 24MHz ↓ to $\overline{\text{DTACK}}$ ↑                             | 0       | 6       | ns   |
| t <sub>PLH3</sub>            | $\overline{\text{DMACK}}$ ↑ to $\overline{\text{DTACK}}$ ↑         | 3       | 16      | ns   |
| t <sub>PLH4</sub>            | $\overline{\text{MRST}}$ ↓ to 24MHz ↑, $\overline{\text{DTACK}}$ ↑ | 3       | 16      | ns   |
| t <sub>PHL5</sub>            | CLKIN ↓ to CLKOUT ↓                                                | 0       | 11      | ns   |
| t <sub>PLH5</sub>            | CLKIN ↑ to CLKOUT ↑                                                | 0       | 11      | ns   |
| t <sub>PHL6</sub>            | CLKIN ↑ to $\overline{\text{CLKOUT}}$ ↓                            | 0       | 11      | ns   |
| t <sub>PLH6</sub>            | CLKIN ↓ to $\overline{\text{CLKOUT}}$ ↑                            | 0       | 11      | ns   |
| t <sub>SU</sub> <sup>3</sup> | $\overline{\text{DTACK}}$ ↓ to 24MHz ↑, setup time                 | 12      |         | ns   |
| t <sub>H</sub> <sup>3</sup>  | 24MHz ↑ to $\overline{\text{DTACK}}$ ↑, hold time                  | 20      |         | ns   |
| t <sub>SUR</sub>             | Setup time from $\overline{\text{RCS}}$ ↓ to 24MHz ↓               | 7       |         | ns   |
| t <sub>WM</sub>              | $\overline{\text{MRST}}$ pulse width low                           | 5       |         | ns   |
| t <sub>WC</sub>              | CLKIN pulse width                                                  | 12      |         | ns   |
| f <sub>MAX</sub>             | Maximum CLKIN frequency                                            |         | 40      | MHz  |

**Notes:**

1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose ≤ 1E6 rads(Si).
3. Guaranteed by design but not tested.