

UVC 3130 High-Speed A/D-D/A Converter

### High-Speed A/D-D/A Converter

VLSI circuit in CI technology, featuring the following circuits:

- a high-speed flash type 8-bit A/D converter
- a high-speed low-glitch 10-bit D/A converter, designed as an R-2R network with switched current sources
- various auxiliary circuits, such as reference voltage sources, preamplifier, input clamping circuit, and feed-in output amplifier

UVC 3130 has been developed for use in all applications which call for a high-speed A/D-D/A converter. For instance, the device can be used to advantage to decode television signals in Pay-TV converters or for D2-MAC converters used in direct satellite broadcast. Other promising applications can be seen in industrial electronics, e.g. in conjunction with digital signal processing. Although UVC 3130 was initially designed as high-speed codec for the video-range, it can be used with equal benefits for lower frequencies, even down to zero.

#### 1. General Information

The above auxiliary circuits contained on-chip provide versatile potential applications needing a minimum of external components. For example, an impedance converter is connected upstream of the A/D converter to provide a high-impedance signal input, in spite of the high input capacitance of the A/D converter. The reference voltage for the A/D converter is generated on-chip, but both the ground of that circuit and the reference voltage are fed to pins, so that an external filter capacitor may be connected. Further, the input is equipped with switches which optionally provide operation with keyed clamping or peak clamping or without clamping (see also section 6.).

Also the D/A converter's reference voltage is generated on-chip, and a gated amplifier is arranged at the output of the D/A converter so that an external analog signal can be fed in instead of the signal delivered by the D/A converter.

Separate clock inputs are provided for the A/D converter and the D/A converter thus enabling the application of time compression procedures. All inputs and outputs are TTL compatible.

# 2. Outline Dimensions and Pin Connections




Fig. 2: UVC 3130 in 40-pin Dil Plastic Package, 20 B 40 according to DIN 41870

Weight approx. 6 g Dimensions in mm




Fig. 1: UVC 3130 block diagram

#### **Pin Connections**

- +5 V Supply D/A Converter Output Amplifier (Buffer)
- 2 Analog Output D/A Converter
- 3 -5 V Supply D/A Converter analog
- Digital Input Bit 9 (MSB)
- 5 Digital Input Bit 8
- Digital Input Bit 7 6
- Digital Input Bit 6
- 8 Digital Input Bit 5
- Digital Input Bit 4 9
- Digital Input Bit 3 10
- Digital Input Bit 2 11
- Digital Input Bit 1 12
- Digital Input Bit 0 (LSB) 13
- 14 +5 V Supply D/A Converter digital
- 15 Clock Input D/A Converter
- GND D/A Converter and Clock A/D Converter 16
- 17 -5 V Supply A/D Converter analog
- 18 Clock Input A/D Converter
- 19 +5 V Supply Analog Input Amplifier and Voltage Reference A/D
- 20 Peak Clamping Enable Input

- 21 Analog Input A/D Converter
- 22 Clamping Level Input
- 23 Key Pulse Input
- 24 Analog Ground A/D Converter
- 25 Reference Voltage A/D Converter
- 26 +5 V Supply A/D Converter digital
- Digital Output Bit 7 (MSB) 27
- 28 Digital Output Bit 6
- 29 Digital Output Bit 5
- 30 Digital Output Bit 4
- 31 Digital Output Bit 3
- 32 Digital Output Bit 2
- Digital Output Bit 1
- 34 Digital Output Bit 0 (LSB)
- 35 Digital Ground A/D Converter
- 36 +5 V Supply A/D Converter analog
- 37 GND of Ref. Voltage A/D Converter
- 38 External Analog Input
- Output Signal Switchover Input 39
- 40 +5 V Supply D/A Converter Output Amplifier (Final stage)




Fig 3: Timing diagram of the UVC 3130 A/D-D/A Converter

- Sample
- Aperture delay 2
- Digital output delay <u>3</u>
- Data valid (after sample 1)
- (5) Transfer time A/D
- Total transfer time A/D-D/A with common clock
- Input register hold time 7
- Input register setup time

## 3. Electrical Characteristics

All voltages are referred to pins 16, 24, 35 and 37.

# **Absolute Maximum Ratings**

	Symbol	Value	Unit
Positive Supply Voltage	+V <sub>B</sub>	6	V
Negative Supply Voltage	-V <sub>B</sub>	6	V
Input Voltages Digital Inputs	VI	$-0.5  \text{V}  \text{to}  (+  \text{V}_{\text{B}}  +  0.5  \text{V})$	_
Analog Input	V <sub>I</sub>	$-1.5 \text{ V to } (+\text{V}_{\text{B}} + 0.5 \text{ V})$	_
Output Current Pin 2	Io	± 10	mA
Ambient Operating Temperature Range	T <sub>A</sub>	0 to +65	°C
Storage Temperature Range	T <sub>S</sub>	- 40 to + 125	°C

# **Recommended Operating Conditions**

	Symbol	Min.	Тур.	Max.	Unit	
Positive Supply Voltage	+V <sub>B</sub>	4.75	5	5.25	V	
Negative Supply Voltage	-V <sub>B</sub>	4.75	5	5.25	V	
A/D Converter Analog Input Voltage	Vı	0	_	2	V	
Input Frequency, Analog Input	f <sub>I</sub>	_	_	< f <sub>cl</sub> 2	_	
Clock Amplitude	V <sub>18H</sub> V <sub>18L</sub>	2.4 V 0		+ V <sub>B</sub> 0.8	_ V	
Clock Frequency	f <sub>18</sub>	0	_	30	MHz	
Clock High Time (see Fig. 3)	t <sub>H</sub>	10	<u> </u>	_	ns	
Clock Low Time (see Fig. 3)	t∟	23	<u>-</u>	_	ns	
Clamping Level	V <sub>22</sub>	-1	_	+2	V	
Key Pulse	V <sub>23H</sub> V <sub>23L</sub>	2.4 V 0	- -	+ V <sub>B</sub> 0.8	_ V	
Activation of Peak Clamping	Resistor of 20 to 60 k $\Omega$ from Pin 20 to $+5$ V					
D/A Converter Clock Amplitude	V <sub>15H</sub> V <sub>15L</sub>	2.4 V 0	<u>-</u>	+ V <sub>B</sub>	_ V	
Clock Frequency	f <sub>15</sub>	0	_	30	MHz	
Digital Input Voltages	V <sub>IH</sub> V <sub>IL</sub>	2.4 V 0	<u> </u>	+ V <sub>B</sub> 0.8	- V	
Analog Input Voltage at pin 38	V <sub>38</sub>	-1	_	+3	V	
Control Voltage for the Output Gate Amplifier Input Signal from Pin 21 at the Output Pin 2	V <sub>39</sub>	0	_	0.8	   V	
Input Signal from Pin 38 at the Output Pin 2	V <sub>39</sub>	2 V	_	+V <sub>B</sub>	_	

Characteristics at  $+V_B=5$  V,  $-V_B=5$  V,  $f_{15}=25$  MHz,  $f_{18}=25$  MHz,  $T_A=25$  °C

	Symbol	Min.	Тур.	Max.	Unit
Current Consumption	I <sub>B</sub>			150 150	mA mA
Power Dissipation	P <sub>tot</sub>	_	_	1.5	w
Total Transfer Time A/D-D/A (6) in Fig. 3)	t <sub>tot</sub>	_	see Fig. 3	-	_
A/D Converter					
Input Current Pin 21	l <sub>l</sub>	_	1	_	μ <b>Α</b>
Input Impedance Pin 21 at f = 1 kHz at f = 10 MHz	Z <sub>I</sub> Z <sub>I</sub>		20 100	- -	<b>Μ</b> Ω kΩ
Input Capacitance Pin 21	Cı	_	10	_	pF
3 dB Bandwidth of the Input Amplifier	_	_	30	_	MHz
Clamping Active at	V <sub>23</sub>	2.4	_	_	V
ON Resistance of the Clamping Switch Between Pins 21 and 22	R <sub>on</sub>	_	300	-	Ω
Input Current of the Clamping Level Input 22	l <sub>22</sub>	_	200	_	μΑ
Aperture Delay (② in Fig. 3)	t <sub>sd</sub>	-	-	10	ns
Digital Output Delay (3) in Fig. 3)	t <sub>dv</sub>	_	18	_	ns
Transfer Time (5) in Fig. 3)	t <sub>tr</sub>	- one Clock Period -			_
Differential Non-Linearity	_	_	± 1/2 LSB	_	_
Absolute Non-Linearity	_	_	1	-	%
Number of Bits	_	_	8	_	_
Code of the Digital Output Signals Output Signal	_	_	binary 0 0 0 0 0 0 0	-	_
at $V_{21} = 0 V$	_		_		
at $V_{21} = V_{ref}$		1111111			
Internal Reference Voltage, accessible from outside	V <sub>25</sub>	_	2.0	=	V
D/A Converter					
Input Register Hold Time (⑦ in Fig. 3)	t <sub>ih</sub>	7.5	-	_	ns
Input Register Setup Time (® in Fig. 3)	t <sub>is</sub>	10	_ !	-	ns
Differential Non-Linearity (referred to 8 bit)	_	_	± 1/2 LSB	_	-
Absolute Non-Linearity	_	_	1	-	%
Number of Bits	_	_	10	_	_
Code of the Digital Input Signal	_	_	binary	_	_
Output Signal with 0 0 0 0 0 0 0 0 at the Inputs	V <sub>2</sub>	_	0	_	V
with 1 1 1 1 1 1 1 1 1 at the Inputs	V <sub>2</sub>	_	2	-	V
Output Impedance Pin 2	z <sub>o</sub>	_	15	-	Ω
Input Current Pin 38	I <sub>I</sub>	_	1	_	μА
Internal Reference Voltage	V <sub>ref</sub>	_	2	_	V

## 4. Pin Circuits

The following figures schematically show the circuitry at the various pins.  $\times$  = protection diode




Fig. 4: Pin 2, Output




Fig. 5: Pins 4 to 13 and 15, Inputs




Fig. 6: Pins 18, 23 and 39, Inputs




Fig. 7: Pins 20 and 22, Inputs




Fig. 8: Pin 21, Input




Fig. 9: Pin 25, Reference Voltage Pin




Fig. 10: Pins 27 to 34, Outputs




Fig. 11: Pin 38, Input

#### 5. Pin Descriptions

Pin 1 - +5 V Supply D/A Converter Output Amplifier By this pin, the buffer stage of the D/A converter's analog output amplifier is powered.

Pin 2 – Analog Output D/A Converter This pin whose diagram is shown in Fig. 4, is the output for the processed analog signal either originating from the D/A converter or from the external analog input pin 38.

Pin 3--5 V Supply D/A Converter Analog This pin gets the negative supply for the analog part of the D/A converter.

Pins 4 to 13 – Digital Inputs Bit 9 to Bit 0
The diagram of these pins is shown in Fig. 5. They are the inputs of the D/A converter. Not-used inputs should be connected to ground.

Pin 14 - +5 V Supply D/A Converter Digital This pin gets the positive supply for the digital part of the D/A converter.

Pin 15 – Clock Input D/A Converter This pin whose diagram is shown in Fig. 5 must be supplied with the clock signal for the D/A converter.

Pin 16 – GND D/A Converter and Clock A/D Converter This pin serves as ground pin for the D/A converter and for the clock of the A/D converter.

Pin 17 - -5 V Supply A/D Converter Analog This pin is the negative supply pin for the analog part of the A/D converter.

Pin 18 – Clock Input A/D Converter The diagram of this pin is shown in Fig. 6. Pin 18 is supplied with the clock of the A/D converter.

Pin 19 - +5 V Supply Analog Input Amplifier and Voltage Reference A/D Via this pin the analog input amplifier and the voltage refer-

Pin 20 – Peak Clamping Enable Input Via pin 20 whose diagram is shown in Fig. 7, the peak clamping facility can be enabled.

ence of the A/D converter are powered.

Pin 21 – Analog Input A/D Converter Fig. 8 is the diagram of this input. To pin 21 the analog signal to be converted into digital is applied.

Pin 22 – Clamping Level Input Via this pin whose diagram is shown in Fig. 7, the input of the A/D converter is supplied with the desired clamping level

Pin 23 – Key Pulse Input Fig. 6 is the diagram of this input. Pin 23 must be supplied with the key pulse if keyed clamping is required.

Pin 24 – Analog Ground A/D Converter This pin serves as ground pin for the analog part of the A/D converter. It must be connected with pin 37 as short as possible. Pin 25 – Reference Voltage A/D Converter
This pin whose diagram is shown in Fig. 9, is intended for connecting a decoupling capacitor to the A/D converter's

connecting a decoupling capacitor to the A/D converter's reference voltage, the other end of this capacitor to pin 37.

Pin 26 – +5 V Supply A/D Converter Digital This pin is the positive supply pin for the digital part of the A/D converter.

Pins 27 to 34 – Digital Outputs Bit 7 to Bit 0 Fig. 10 shows the diagram of these outputs which supply the digitalized analog signal in parallel 8-bit code.

Pin 35 – Digital Ground A/D Converter This pin is the ground connection for the digital part of the A/D converter.

Pin 36 - +5 V Supply A/D Converter Analog This pin is the positive supply pin for the analog part of the A/D converter.

Pin 37 – Ground of Reference Voltage A/D Converter To this pin must be connected the ground end of the decoupling capacitor which is at pin 25.

Pin 38 – External Analog Input The diagram of this input is shown in Fig. 11. Pin 38 serves for feeding an external analog signal into the output amplifier of the UVC 3130 instead of the D/A-converted signal originating from pins 4 to 13.

Pin 39 – Output Signal Switchover Input This pin whose diagram is shown in Fig. 6, is intended for enabling the external analog signal fed to pin 38.

Pin 40 - +5 V Supply D/A Converter Output Amplifier By this pin, the final (power) stage of the D/A converter's analog output amplifier is powered.

# 6. Appendix: Application Circuits




Fig. 11: Operation without clamping of the input signal Pin 20 must not be connected.





Fig. 12: Operation with peak clamping
The input signal is clamped automatically to the negative peak value. No key pulse is needed.



**Fig. 13:** Operation with keyed clamping During the key pulse, the input signal must have that level to which it is to be clamped. Pin 20 must not be connected.




Fig. 14: Application diagram including power supply and associated decoupling elements.

# Production and Marketing Centers:

#### U.S.A.

ITT Semiconductors 55 Merrimack Street Lawrence, MA 01843 Tel. (617) 688-1881 TWX 710-342-1357

W. Germany INTERMETALL GmbH P.O. Box 840 D-7800 Freiburg Tel. (0761) 517-0 Telex 772 715

#### Japan

ITT Semiconductors FEL P. O. Box 21 Shinjuku-ku Tokyo 160-91 Tel. (03) 347 88 81-5 Telex 22 858

Reprinting is generally permitted, indicating the source. However, our consent must be obtained in all cases. Information furnished by ITT is believed to be accurate and reliable. However, no responsibility is assumed by ITT for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of ITT. The information and suggestions are given without obligation and cannot give rise to any liability; they do not indicate the availability of the components mentioned. Delivery of development samples does not imply any obligation of ITT to supply larger amounts of such units to a fixed term. To this effect, only written confirmation of orders will be binding.

Printed in W. Germany · Imprimé dans la République Fédérale d'Allemagne by Rombach GmbH Druck- und Verlagshaus, Freiburg i. Br.

Edition 1988/3 · Order No. 6251-306-1E