

UTC UNISONIC TECHNOLOGIES CO., LTD

UWD706

MICROPROCESSOR UP WATCH DOG TIMER

DESCRIPTION

The UTC UWD706 microprocessor supervisory circuit reduces the complexity and number of components required to monitor power-supply and monitor microprocessor activity. It significantly improves system reliability and accuracy compared to separate ICs or discrete components.

The UTC UWD706 provides power-supply monitoring circuitry that generates a reset output during power-up, power-down and brownout conditions. The reset output remains operational with VCC as low as 1V. Independent watchdog monitoring circuitry is also provided. This is activated if the watchdog input has not been toggled within 1.6 seconds.

In addition, there is a 1.25V threshold detector for power-fail warning, low-battery detection, or monitoring an additional power supply. An active-low manual-reset input (MR) is also included.



* Precision supply- Voltage Monitor

- * Valid $\overline{\text{RESET}}$ remains with V_{CC} as low as 1V
- * 200ms Reset Pulse Width
- * Independent Watchdog Timer (1.6sec) Timeout
- * Voltage Monitor for Power-Fail or Low-Battery Warning
- * With Manual reset input

ORDERING INFORMATION

Ordering Number		Deskage	Dealing	
Lead Free	Halogen Free	Раскаде	Packing	
UWD706L-x-S08-R	UWD706G-x-S08-R	SOP-8	Tape Reel	

Note: Pin Assignment : x: Output Voltage, refer to Marking Information.

UWD706 <u>G-x-S08-</u> R	
(1)Packing Type	(1) R: Tape Reel
(2)Package Type	(2) S08: SOP-8
(3)Output Voltage Code	(3) x: refer to Marking Information
(4)Green Package	(4) G: Halogen Free and Lead Free, L: Lead Free



UWD706

MARKING INFORMATION

PACKAGE	VOLTAGE CODE	MARKING
SOP-8	A : 2.63V B : 2.93V C : 3.08V D: 4.00V H: 4.40V G: 4.65V	8 7 6 5 Date Code UTC□□□□ L: Lead Free UWD706 □ → G: Halogen Free 0 □ → Lot Code 1 2 3

■ PIN CONFIGURATION



PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION		
1	MR	Manual-Reset Input triggers a reset pulse when pulled below 0.8V. This active-low input has an internal 500μ A (V _{CC} = +5V) pull-up current. It can be driven from a TTL or CMOS logic line as well as shorted to ground with a switch.		
2	V _{cc}	Power Supply Voltage that is monitored.		
3	GND	0V Ground Reference for all signals.		
4	PFI	Power-Fail Voltage Monitor Input. When PFI is less than 1.25V, \overline{PFO} goes low. Connect PFI to GND or V _{CC} when not used.		
5	PFO	Power-Fail Output goes low and sinks current when PFI is less than 1.25V; otherwise PFO stays high.		
6	WDI	Watchdog Input. If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and WDO goes low (BLOCK DIAGRAM). Floating WDI or connecting WDI to a high-impedance three-state buffer disables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a rising or falling edge.		
7	RESET	Active-Low Reset Output pulses low for 200ms when triggered, and stays low whenever V_{CC} is below the reset threshold. It remains low for 200ms after V_{CC} rises above the reset threshold or \overline{MR} goes from low to high. A watchdog timeout will not trigger \overline{RESET} unless \overline{WDO} is connected to \overline{MR} .		
8	WDO	Watchdog Output pulls low when the internal watchdog timer finishes its 1.6seccount and does not go high again until the watchdog is cleared.WDO also goeslow during low-line conditions.Whenever V _{CC} is below the reset threshold,WDOstays low; however, unlike RESET ,WDOdoes not have a minimum pulse width.As soon as V _{CC} rises above the reset threshold,WDOgoes high with no delay.		



BLOCK DIAGRAM





■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Terminal Voltage (with respect to GND)	V _{CC}	-0.3 ~ 6.0	V
All Other Inputs	V _{IN}	-0.3 ~ (V _{CC} +0.3V)	V
Input Current, V _{CC} , GND	Icc	20	mA
Output Current, (all outputs)	I _{OUT}	20	mA
Junction Temperature	TJ	150	°C
Operating Temperature Range	T _{OPR}	-40 ~ +85	°C
Storage Temperature	T _{STG}	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS (T_J =-40~+85°C, unless otherwise specified)

PARAME	TER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		Vcc		1.0		5.5	V
Supply Current		ISUPPLY			50	150	μA
Reset Threshold	UWD706-A	V _{RT}		2.56	2.63	2.68	V
	UWD706-B			2.85	2.93	2.95	V
	UWD706-C			3.02	3.08	3.14	V
	UWD706-D			3.91	4.0	4.07	V
	UWD706-H			4.25	4.4	4.5	V
	UWD706-G			4.5	4.65	4.75	V
Reset Threshold Hyste	resis				60		mV
Reset Pulse Width		t _{RS}		120	200	280	ms
			I _{SOURCE} = 800µA	V _{cc} -1.5			V
RESET Output Voltage	e		I _{sink} =3.2mA			0.4	V
			V _{CC} =1V, I _{sink} =50µA			0.3	V
Watchdog Timeout Period		t _{WD}		1.0	1.6	2.25	sec
WDI Pulse Width		t _{WP}	V_{IL} =0.4V, V_{IH} = V_{CC}		70		ns
	Low		V _{CC} =5V			0.5	V
MDL Input Throohold	High		V _{CC} =5V	3.5			V
WDI Input Threshold	Low		$V_{RST(MAX)} < V_{CC} < 3.6V$			0.5	V
	High		$V_{RST(MAX)} < V_{CC} < 3.6V$	$0.7 \times V_{CC}$			V
WDI Input Current			WDI=V _{CC}		50	150	μA
			WDI=0V	-150	-50		μA
WDO Output Voltage			I _{SOURCE} =800µA	V _{CC} -1.5			V
			I _{sink} =1.2mA			0.4	V
MR Pull-Up Current			MR = 0V		500		μA
MR Pulse Width		t _{MR}		250			ns
	Low		T - 105°C			0.8	V
MR Input Threshold	High		$I_A = +25 \text{ C}$	2			V
MR to Reset Out Delay		t _{MD}				350	ns
PFI Input Threshold				1.18	1.25	1.3	V
PFI Input Current			V _{CC} = 5V		0.2		nA
PFO Output Voltage			I _{SOURCE} = 800µA	V _{CC} -1.5			V
			I _{sink} =3.2mA			0.4	V



APPLICATION NOTES

Ensuring a Valid $\overrightarrow{\text{RESET}}$ Output Down to V_{cc}=0V

When V_{CC} falls below 1V, the **UWD706** RESET output no longer sinks current—it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left undriven. If a pull-down resistor is added to the RESET pin as shown in Figure 1, any stray charge or leakage currents will be drained to ground, holding RESET low. Resistor value (R1) is not critical. It should be about 100k Ω , large enough not to load RESET and small enough to pull RESET to ground.



Figure 1. RESET Valid to Ground Circuit

Monitoring Voltages Other Than the Unregulated DC Input

Monitor voltages other than the unregulated DC by connecting a voltage divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and \overrightarrow{PFO} . A capacitor between PFI and GND will reduce the power-fail circuit's sensitivity to high-frequency noise on the line being monitored. \overrightarrow{RESET} can be asserted on other voltages in addition to the +5V V_{CC} line. Connect \overrightarrow{PFO} to MR to initiate a \overrightarrow{RESET} pulse when PFI drops below 1.25V. Figure 2 shows the **UWD706** configured to assert \overrightarrow{RESET} when the +5V supply falls below the reset threshold, or when the +12V supply falls below approximately 11V.



Figure 2.Monitoring Both +5V and +12V



APPLICATION NOTES (Cont.)

Monitoring a Negative Voltage

The power-fail comparator can also monitor a negative supply rail (Figure 3). When the negative rail is good (a negative voltage of large magnitude), \overrightarrow{PFO} is low, and when the negative rail is degraded (a negative voltage of lesser magnitude), \overrightarrow{PFO} is high. By adding the resistors and transistor as shown, a high \overrightarrow{PFO} triggers reset. As long as \overrightarrow{PFO} remains high, the **UWD706** will keep reset asserted (\overrightarrow{RESET} = low, \overrightarrow{RESET} = high). Note that this circuit's accuracy depends on the PFI threshold tolerance, the V_{CC} line, and the resistors.



Figure 3. Monitoring a Negative Voltage

Interfacing to μPs with Bidirectional Reset Pins

 μ Ps with bidirectional reset pins can contend with the **UWD706** RESET output. If, for example, the RESET output is driven high and the Microprocessor wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7k Ω resistor between the RESET output and the μ P reset I/O, as in Figure 4. Buffer the RESET output to other system components.



Figure 4. Interfacing to Microprocessors with Bidirectional Reset I/O



TYPICAL APPLICATION CIRCUIT





UWD706

TYPICAL CHARACTERISTICS













UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

