



remative Specification
Preliminary Specification
Approval Specification

MODEL NO.: V320HJ1 SUFFIX: P01

(For MF grade SKD)

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your or signature and comments.	confirmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Vincent Chou	Wayne Lin

Version 1.0 Date: 15 Feb. 2011





CONTENTS

28
27
26
26
23
22
22
21
18
18
17
16
15
14
11
11
10
10
7
7
6
6
6
5
5 5
5

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited



	9.1 CMI MODULE LABEL	28
10	. PACKAGING	29
	10.1 PACKAGING SPECIFICATIONS	29
	10.2 PACKAGING METHOD	29
11	MECHANICAL CHARACTERISTIC	31







REVISION HISTORY

Version Date		Description
	11 All All	The preliminary specification was first issued.
Version Date Ver. 1.0 Feb. 15, 2		Description The preliminary specification was first issued.

Version 1.0 Date: 15 Feb. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





1. GENERAL DESCRIPTION

1.1 OVERVIEW

V320HJ1-P01 is a 32" TFT Liquid Crystal Display product with driver ICs and 2ch-LVDS interface. This product supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit). The backlight unit is not built in.

1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	32
Pixels [lines]	1920 × 1080
Active Area [mm]	698.4(H) × 392.85(V)
Sub-Pixel Pitch [mm]	0.12125(H) × 0.36375(V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	TYP. 1150g
Physical Size [mm]	712.89(W) × 434.3(H) × 1.79(D) Typ.
Display Mode	Transmissive mode / Normallly black
Contrast Ratio	5000:1 Typ.
	(Typical value measure at CMI's module)
Glass thickness (Array / CF) [mm]	0.7 / 0.7
Viewing Angle (CR>20)	+88/-88(H), +88/-88(V) Typ. (CR≥20)
	(Typical value measure at CMI's module)
Color Chromaticity	R = (0.649, 0.324)
	G = (0.288, 0.567)
	B = (0.142, 0.077)
	W= (0.319, 0.353)
	* Please refer to "color chromaticity" on p.23
Cell Transparency [%]	4.5%
Polarizer Surface Treatment	Anti-Glare coating (Haze 11%), Hard coating (3H)

1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Тур.	Max.	Unit	Note
Weight	1100	1150	1200	g	-
I/F connector mounting position	The mounting incli				(2)
	Screen center with		e nonzoniai.		. ,

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position




2. ABSOLUTE MAXIMUM RATINGS

Global LCD Panel Exchange Center

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Va	lue	Unit	Note	
Item	Symbol	Min.	Max.		Note	
Storage Temperature	TST	-20	+60	°C	(1)	
Operating Ambient Temperature	TOP	0	50	°C	(1), (2)	

- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. (Ta \leq 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.



2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

Recommended Storage Condition: With shipping package.

Recommended Storage temperature range: 25±5 °C

Recommended Storage humidity range: 50±10%RH

Recommended Shelf life: a month



PRODUCT SPECIFICATION

3. ELECTRICAL CHARACTERISTICS


3.1 TFT OPEN CELL

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

•	,							
Doromotor		Value Symbol			Llait	Nata		
	Parameter			Min.	Тур.	Max.	Unit	Note
Power Supply Voltage			V _{CC}	10.8	12	13.2	V	(1)
Rush Curr	ent		I _{RUSH}	_	_	2.8	Α	(2)
		White Pattern	_	_	0.38	_	A	
		Black Pattern	_	_	0.3	-	А	(3)
		Horizontal Stripe	_	_	0.58	0.62	А	
	Differential Input High Threshold Voltage		V _{LVTH}	+100	_		mV	
	Differential Input Low Threshold Voltage		V _{LVTL}	_		-100	mV	
LVDS interface	Common Input Voltage		V _{CM}	1.0	1.2	1.4	V	(4)
	Differential input voltage (single-end)		V _{ID}	200		600	mV	
	Terminating Resistor		R _T		100	_	ohm	
CMOS	OS Input High Threshold Voltage		V _{IH}	2.7	_	3.3	V	
interface	Input Low Threshold Voltage		V _{IL}	0	_	0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:




Version 1.0 Date: 15 Feb. 2011






Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.




Version 1.0 8 Date: 15 Feb. 2011





PRODUCT SPECIFICATION

Note (4) The LVDS input characteristics are as follows:




Version 1.0 Date: 15 Feb. 2011





- 4. BLOCK DIAGRAM OF INTERFACE
- **4.1 TFT LCD OPEN CELL**







5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD OPEN CELL INPUT

CNF1 Connector Pin Assignment

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	N.C.	No Connection	(2)
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
11	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
12	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(7)
13	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
14	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
15	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	OCLK-	Odd pixel Negative LVDS differential clock input	(7)
18	OCLK+	Odd pixel Positive LVDS differential clock input.	()
19	GND	Ground	
20	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	
21	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(7)
22	N.C.	No Connection	
23	N.C.	No Connection	(2)
24	GND	Ground	
25	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
26	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
27	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
28	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(7)
29	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
30	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
31	GND	Ground	
32	ECLK-	Even pixel Negative LVDS differential clock input.	
33	ECLK+	Even pixel Positive LVDS differential clock input.	(7)
34	GND	Ground	
35	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	
36	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(7)
37	N.C.	No Connection	
38	N.C.		(2)
39	GND	No Connection Ground	
40	SCL	Ground EEDROM Social Clock (for outs Voem)	
		EEPROM Serial Clock (for auto Vcom)	
41 42	SDA	EEPROM Serial Data (for auto Vcom)	(0)
	N.C.	No Connection	(2)
43	WP	EEPROM Write Protection (for auto Vcom) (0V~0.7V→Disable, 2.7V~3.3V→Enable)	
44	PANEL_SEL	No Connection	(2)
45	SELLVDS	LVDS data format selection (2.7V~3.3V→VESA, 0V~0.7V→ JEIDA).	(3)(5)

Date: 15 Feb. Version 1.0 11


2011





46	OD_SEL	Overdriving lookup table selection	(4)(6)
47	N.C.	No Connection	
48	N.C.	No Connection	(2)
49	N.C.	No Connection	
50	TCON_RDY	T-CON ready signal	
51	N.C.	No Connection	(2)

Note (1) LVDS connector pin order defined as follows




- Note (2) Reserved for internal use. Please leave it open.
- Note (3) Low = Connect to GND: JEIDA Format, High = Connect to +3.3V: VESA Format.
- Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 60 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




Version 1.0 12 Date : 15 Feb. 2011






Note (6) ODSEL signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



- Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel
- Note (8) The screw hole which is distant from the connector is merged with Ground



Version 1.0 Date: 15 Feb.


2011





PRODUCT SPECIFICATION

5.2 BLOCK DIAGRAM OF INTERFACE



ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE: Data enable signal

DCLK: Data clock signal

Version 1.0 14 Date: 15 Feb. 2011







- Note (1) The system must have the transmitter to drive the module.
- Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

5.3 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=H)



JEDIA LVDS format: (SELLVDS pin=L)



Version 1.0 Date: 15 Feb.

2011





R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

uata inp	put.																								
												Da	ata	Sigr	nal										
Color		Red				Green					Blue														
	T=	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6		G4	G3	G2	G1	G0	В7	B6	B5	B4		B2		B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0
D	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	_	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	- 1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1		1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	-	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	_	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:		:							1		1	:	:	:	:	:			•	:		:	
Of	Dod (252)		1	1	1	1	: 1	: 0	1	:	: 0	:	:		:		:			:	:	0	:	:	:
Red	Red (253) 1 Red (254) 1 Red (255) 1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	
	` '		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	_	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0		0
Gray	Orcerr (2)	·					:																		
Scale				:			:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
Of	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	ō	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0		0
	Green (255)	Ō	Ō	Ö	Ö	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	-	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	Ō	0	0	0	0	0	0	Ö	0		0
Gray	· · · · · · ·	:	:	l :			:		:	:	:	:	i	:		:	:	:	ĺ :		:	ĺ :	:		
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:			:	:	:	:
Of	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 1.0 Date : 15 Feb. 2011






5.5 FLICKER (Vcom) ADJUSTMENT

(1) Adjustment Pattern:

2n+1 line-inversion pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.



(2) Adjustment method: (Digital V-com)

Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools to adjust Digital V-com. The detail connection and setting instruction, please directly contact with Account FAE or refer CMI Auto V-com adjustment OI. Below items is suggested to be ready before Digital V-com adjustment in customer LCM line.

- a. USB Sensor Board.
- b. Programmable software.

Version 1.0 17 Date : 15 Feb. 2011





PRODUCT SPECIFICATION

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

						_		
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz		
LVDS	Input cycle to cycle jitter	T _{rcl}	_	_	200	ps	(3)	
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%		F _{clkin} +2%	MHz		
	Spread spectrum modulation frequency	F _{SSM}	1	ı	200	KHz	(4)	
LVDS Receiver	Setup Time	Tlvsu	600	_	-	ps	(5)	
Data	Hold Time	Tlvhd	600		- (ps		
	Frame Rate	F _{r5}	47	50	53	Hz	(6)	
Vertical	Traine Nate	F _{r6}	57	60	63	Hz	(0)	
Active Display	Total	Tv	1090	1125	1480	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	10	45	400	Th	_	
Horizontal	Total	Th	1030	1100	1325	Тс	Th=Thd+Thb	
Active Display Term	Display	Thd	960	960	960	Тс	_	
	Blank	Thb	70	140	365	Тс	_	

Note (1) Please make sure the range of pixel clock has follow the below equation:

Fclkin(max) \geq Fr6 \times Tv \times Th


 $F_{r5} \times Tv \times Th \ge F_{clkin(min)}$


Version 1.0 18 Date: 15 Feb. 2011






Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below :





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I $T_1 - TI$




Version 1.0 19 Date: 15 Feb.

2011




PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6): (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information

Version 1.0 20 Date: 15 Feb. 2011






6.2 POWER ON/OFF SEQUENCE

Global LCD Panel Exchange Center

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.

Version 1.0 21 Date: 15 Feb.






OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	На	50±10	%RH
Vertical Frame Rate	Fr	60	Hz

Note (1) The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.



Version 1.0 22 Date: 15 Feb. 2011



7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item			Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
		Red	Rcx		Тур0.03	0.649		ı		
Color Chromaticity		Neu	Rcy			0.324		ı		
	G	Green	Gcx			0.288	Тур+0.03	ı		
	١	neen	Gcy	θ_x =0°, θ_Y =0° Viewing Angle at Normal		0.567		-	(0)	
	-	Blue	Всх	Direction Standard light source "C"		0.142		-	(0)	
	'	blue	Всу	Otamaara ngm ooaroo		0.077		-		
	10	White	Wcx			0.319		-		
	V	ville	Wcy			0.353		-		
Center Transmittance		nce	Т%	θ _x =0°, θ _Y =0°	-	4.5	-	%	(1),(6)	
Contrast Ra	Contrast Ratio		CR	with CMI module	3500	5000	-	-	(1),(3)	
Response	Response Time (VA)		Gray to gray	θ_x =0°, θ_Y =0° with CMI Module@60Hz	-	8.5	-		(1),(4)	
White Varia	White Variation		δW	θ_x =0°, θ_Y =0° with CMI module	-	-	1.3	-	(1),(5)	
Viewing	Horizo	ontal	θ_x +		<u>-</u>	88	-			
	HOHZ	บาเลเ	θ_{x} -	CR≥20 (VA)	-	88	-	Dog	(1) (2)	
Angle	Vonti	ical	θ _Y +	with CMI module	-	88	-	Deg.	(1),(2)	
	Verti	ııcaı	θ _Y -		-	88	-			

Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

- 1. Measure Module's W,R,G,B spectrum and BLU's spectrum. Which BLU (for V315H3-L01) is supplied by CMI.
- 2. Calculate cell's spectrum.
- 3. Calculate cell's chromaticity by using the spectrum of standard light source "C".

Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.

Version 1.0 23 Date: 15 Feb.

2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited






PRODUCT SPECIFICATION

Note (2) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R)



Note (3) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (4) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of Gray 0, 31, 63, 95, 127, 159, 191, 223, 255.

Gray to gray average time means the average switching time of Gray 0, 31, 63, 95, 127, 159, 191, 223, 255. to each other.

Version 1.0 24 Date: 15 Feb. 2011






PRODUCT SPECIFICATION

Note (5) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Note (6) Definition of Transmittance (T%):

Measure the luminance of gray level 255 at center point of LCD module.

Version 1.0 25 Date: 15 Feb. 2011





8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] The distance between COF edge and rib of BLU must bigger than 5mm. This can prevent the damage of COF when assemble the module.
- [6] Do not design sharp-pointed structure / parting line / tooling gate on the COF position of plastic parts, because the burr will scrape the COF.
- [7] If COF would bended to assemble in the module. Do not put the IC location on the bending corner of COF.
- [8] The gap between COF IC and any structure of BLU must bigger than 2mm. This can prevent the damage of COF IC
- [9] Bezel opening must have no burr. Burr will scrape the panel surface.
- [10] Bezel of module and bezel of set can not press or touch the panel surface. It will make light leakage or scrape.
- [11] When module used FFC / FPC, but no FFC / FPC to be attached in the open cell. Customer can refer the FFC / FPC drawing and buy it by self.
- [12] The gap between Panel and any structure of Bezel must bigger than 2mm. This can prevent the damage of Panel.
- [13] Do not plug in or pull out the I/F connector while the module is in operation.
- [14] Do not disassemble the module.
- [15] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [16] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [17] When storing modules as spares for a long time, the following precaution is necessary.
 - [17.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [17.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [18] When ambient temperature is lower than 10°C, the display quality might be reduced.

Version 1.0 26 Date : 15 Feb. 2011





8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.

Version 1.0 27 Date: 15 Feb. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited






PRODUCT SPECIFICATION

9. DEFINITION OF LABELS


9.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V315HJ1-P01

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2010=0, 2011=1,2012=2...etc. Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

Version 1.0 28 Date: 15 Feb. 2011



10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

(1) 18 LCD TV Panels / 1 Box

(2) Box dimensions : 970 (L) X 640 (W) X 319 (H)

(3) Weight: approximately 36Kg (18 panels per box)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method










Sea / Land Transportation (40ft Container)



Air Transportation





Figure.10-2 packing method





11. MECHANICAL CHARACTERISTIC



Version 1.0 31 Date: 15 Feb. 2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited