

TFT LCD Control Board Approval Specification

MODEL NO.: V400H1-PH1

Part NO.: 35-D032699

Customer: _____
Approved by: _____
Note:

Approved By	TVHD	
	LY Chen	

Reviewed By	QRA Dept.	Product Development Div.
	Kc_Ko	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.	
	WY Li	Knight Shen

- CONTENTS -

REVISION HISTORY	-----	3
1. GENERAL DESCRIPTION	-----	4
1.1 OVERVIEW		
1.2 CHARACTERISTICS		
1.3 MECHANICAL SPECIFICATIONS		
2. ABSOLUTE MAXIMUM RATINGS	-----	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT		
2.2 ABSOLUTE RATINGS OF ENVIRONMENT		
2.3 ELECTRICAL ABSOLUTE RATINGS		
3. ELECTRICAL CHARACTERISTICS	-----	7
3.1 TFT LCD OPEN CELL		
4. BLOCK DIAGRAM	-----	9
4.1 TFT LCD OPEN CELL		
5. INPUT TERMINAL PIN ASSIGNMENT	-----	10
5.1 TFT LCD MODULE		
5.2 BLOCK DIAGRAM OF INTERFACE		
5.3 LVDS INTERFACE		
5.4 COLOR DATA INPUT ASSIGNMENT		
6. INTERFACE TIMING	-----	15
6.1 INPUT SIGNAL TIMING SPECIFICATIONS		
6.2 POWER ON/OFF SEQUENCE		
7. MECHANICAL DRAWING	-----	18

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 1.0	Feb.13, 2009	All	All	Approva; Specification was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

This control board supports 2 channel LVDS input and PPRSDDS output for V400H1-PH1 module. It can use for 1920 x 1080 HDTV format and can display true 1.073G colors (10bit/color).

1.2 CHARACTERISTICS


CHARACTERISTICS ITEMS	SPECIFICATIONS
Frame Rate	50Hz / 60Hz
Resolution	1920*1080
Weight [g]	TYP. (ME)
Physical Size [mm]	Typ. (ME)
Sync Mode	H_sync and V_sync

1.3 MECHANICAL SPECIFICATIONS (ME)

Item	Min.	Typ.	Max.	Unit	Note
Weight	2260	2560	2860	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within $\pm 0.5\text{mm}$ as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Connector mounting position




2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMO MODULE V400H1-PH1)

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1), (3)
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2), (3)
Altitude Operating	A _{OP}	0	5000	M	(3)
Altitude Storage	A _{ST}	0	12000	M	(3)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. ($T_a \leq 40$ °C).
- (b) Wet-bulb temperature should be 39 °C Max. ($T_a > 40$ °C).
- (c) No condensation..



Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.

Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can'tbe guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.

2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

Storage Condition : With shipping package.

Storage temperature range : 25 ± 5 °C

Storage humidity range : $50\pm 10\%$ RH

Shelf life : a month

2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V _{CC}	-0.3	13.5	V	(1)
Input Signal Voltage	V _{IN}	-0.3	3.6	V	

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

 $T_a = 25 \pm 2 \text{ }^\circ\text{C}$


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V_{CC}	10.8	12.0	13.2	V	(1)
Power Supply Ripple Voltage		V_{RP}	-	-	350	mV	
Rush Current		I_{RUSH}	-	-	4.5	A	(2)
Power Supply Current	White	I_{CC}	-	2.6	2.9	A	(3)
	Black		-	2		A	
	Vertical Stripe		-	2.6		A	
LVDS Interface	Common Input Voltage	V_{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor	R_T	-	100	-	ohm	
CMOS interface	Input High Threshold Voltage	V_{IH}	2.7	-	3.3	V	
	Input Low Threshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions: (Base on V400H1-PH1 module)



Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at $V_{CC} = 12V$, $T_a = 25 \pm 2 \text{ }^\circ\text{C}$, $f_v = 60 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Vertical Stripe Pattern




Active Area



4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input


CN505 Connector Pin Assignment

Pin No.	Symbol	Description
1	VIN	+12.0V power supply
2	VIN	+12.0V power supply
3	VIN	+12.0V power supply
4	VIN	+12.0V power supply
5	VIN	+12.0V power supply
6	NC	No connection
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	ODD_RIN0N	Negative transmission data of First pixel 0
11	ODD_RIN0P	Positive transmission data of First pixel 0
12	ODD_RIN1N	Negative transmission data of First pixel 1
13	ODD_RIN1P	Positive transmission data of First pixel 1
14	ODD_RIN2N	Negative transmission data of First pixel 2
15	ODD_RIN2P	Positive transmission data of First pixel 2
16	GND	Ground
17	ODD_RINCLKN	Negative of First clock
18	ODD_RINCLKP	Positive of First clock
19	GND	Ground
20	ODD_RIN3N	Negative transmission data of First pixel 3
21	ODD_RIN3P	Positive transmission data of First pixel 3
22	ODD_RIN4N	Negative transmission data of First pixel 4
23	ODD_RIN4P	Positive transmission data of First pixel 4
24	GND	Ground
25	EVEN_RIN0N	Negative transmission data of Second pixel 0
26	EVEN_RIN0P	Positive transmission data of Second pixel 0
27	EVEN_RIN1N	Negative transmission data of Second pixel 1
28	EVEN_RIN1P	Positive transmission data of Second pixel 1
29	EVEN_RIN2N	Negative transmission data of Second pixel 2
30	EVEN_RIN2P	Positive transmission data of Second pixel 2
31	GND	Ground
32	EVEN_RINCLKN	Negative of Second clock
33	EVEN_RINCLKP	Positive of Second clock
34	GND	Ground
35	EVEN_RIN3N	Negative transmission data of Second pixel 3
36	EVEN_RIN3P	Positive transmission data of Second pixel 3
37	EVEN_RIN4N	Negative transmission data of Second pixel 4
38	EVEN_RIN4P	Positive transmission data of Second pixel 4
39	GND	Ground
40	SCL_I	SEC define

41	SDA_I	SEC define
42	TCON_CHECK	SEC define
43	TST_PGM	SEC define
44	HSYNC	SEC define
45	LVDS_SEL	SEC define
46	I2C_SCL	SEC define
47	FRC_NRESET	SEC define
48	I2C_SDA	SEC define
49	SW_PVCC	SEC define
50	MAIN_CHECK	SEC define
51	NC	No connection

Note (1) CN505 Connector Part No.: JAE Taiwan (台灣航空電子) FI-RE51S-HF or equal.


5.2 BLOCK DIAGRAM OF INTERFACE



5.3 LVDS INTERFACE

VESA Format : SELLVDS = H or Open

JEIDA Format : SELLVDS = L



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

RSVD : Reserved

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	-	74	-	MHZ	
Hsync		Fh	-	67.5	-	KHz	
Vsync		Fv	-	59.94	-	Hz	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term	Frame Rate	Fr6	57	60	63	Hz	
	<u>Total</u>	<u>Tv</u>	-	1125	-	Th	Tv=Tvd+Tvb
	Display	Tvd	-	1080	-	Th	-
	Blank	Tvb	-	45	-	Th	-
Horizontal Active Display Term	<u>Total</u>	<u>Th</u>	-	2200	-	Tc	Th=Thd+Thb
	Display	Thd	-	1920	-	Tc	-
	<u>Blank</u>	<u>Thb</u>	-	280	-	Tc	-

Note: Since this control board is operated in Hsync and Vsync input signals should be set to low logic level or ground. Otherwise, this module would operate abnormally.

6.2 INTERNAL SIGNAL TIMING SPECIFICATIONS (FRC → T-CON)



The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	60	74	80	MHZ	(1)
Hsync		Fh	-	135	-	KHz	
Vsync		Fv	-	120	-	Hz	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term	Frame Rate	Fr6	-	120	-	Hz	
	<u>Total</u>	<u>Tv</u>	1115	1125	1410	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	330	Th	-
Horizontal Active Display Term	<u>Total</u>	<u>Th</u>	540	550	663	Tc	Th=Thd+Thb
	Display	Thd	480	480	480	Tc	-
	<u>Blank</u>	<u>Thb</u>	60	70	183	Tc	-

Note: Since the module is operated in DE only mode, and Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (1) LVDS Clock should not over 80MHz even if H-total or V-total is in spec, and the frequency follows the equation below.


Note (2) LVDS CLK= Frame rate * H-total * V-total

INPUT SIGNAL TIMING DIAGRAM**LVDS RECEIVER INTERFACE TIMING DIAGRAM**

6.2 POWER ON/OFF SEQUENCE

($T_a = 25 \pm 2 \text{ }^\circ\text{C}$)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of V_{cc} .

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of V_{cc} is in off level, please keep the level of input signals on the low or high impedance. If $T_2 < 0$, that maybe cause electrical overstress failure.

Note (4) T_4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

7. Mechanical Drawing

