



Approval

TFT LCD Approval Specification

MODEL NO.: V420H1 – LN4

Customer:

Approved b	y:				
Note:					
Approved By	TV Head Division.				
Approved By	Chao-Chun Chung				
A					
Reviewed By	QA Dept.	Product Development Div.			
reviewed by	Hsin-Nan Chen	WT Lin			
Propared Py	LCD TV Marketing and	Product Management Div.			
Prepared By	Cychang	Chris Chu			





Approval

- CONTENTS -		
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT		6
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERIS 3.2.2 INVERTER CHARACTERISTICS	STICS	8
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE		12
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE INPUT 5.2 BACKLIGHT UNIT 5.3 BLOCK DIAGRAM OF INTERFACE 5.4 LVDS INTERFACE 5.5 COLOR DATA INPUT ASSIGNMENT		13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		22
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		26
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS		29
9.DEFINITION OF LABELS 9.1 CMO MODULE LABEL		30
10. PACKAGING 10.1 PACKING SPECIFICATION. 10.2 PACKING METHOD		31
11.MECHANICAL CHARACTERISTICS		33





Approval

REVISION HISTORY

Version	Date	Page	Section	Description	
Ver. 0.0	Sep 11, 2009	All	All	The tentative specification was first issued.	
Ver. 1.0	Nov 24 2009	4	1.2	Delete 『180 degree rotation display option』	
Ver. 1.0	Nov 24 2009	4	1.4	Change surface treatment from Haze 17% to Haze 11%	
Ver. 1.0	Nov 24 2009	27	7.2	Change color chromaticity from "Rx=0.645,Ry=0.332,Gx=0.273,Gy=0.601,Bx=0.151,By=0.065" to "Rx=0.640,Ry=0.330,Gx=0.271,Gy=0.600,Bx=0.150,By=0.064"	
Ver .2.0	Dec .2.2009			The approval specification was built. Nothing changed from tentative specification.	



Issue Date: Dec.2.2009 Model No.: V420H1-LN4

Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H1-LN4 is a 42" TFT Liquid Crystal Display module with 16-CCFL backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color).

1.2 FEATURES

- High brightness (450 nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to gray average 6.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 60/50 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24(H) x 523.26 (V) (42.02" diagonal)	mm	(1)
Bezel Opening Area	939(H) x 531(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%) Hard coating (3H)	-	(2)

- Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.
- Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.





Approval

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	982.0	983.0	984.0	mm	
Module Size	Vertical (V)	575.0	576.0	577.0	mm	(1), (2)
	Depth (D)	47.9	48.9	49.9	mm	
	Weight		11900		g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.





Approval


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta $\, \leq \,$ 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Approval

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Svmbol	Value		Unit	Note
1.5	J	Min.	Max.		
Power Supply Voltage	V _{cc}	-0.3	13.5	V	(1)
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)

2.2.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic	Note	
Lamp Voltage	V_W	_	3000	V_{RMS}		
Power Supply Voltage	V_{BL}	0	30	V	(1)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.



Issue Date: Dec.2.2009 Model No.: V420H1-LN4

Approval


3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE (Ta = 25 ± 2 °C)

					Value	•		
Parameter		Symbol	Min.	Тур.	Max.	Unit	Note	
Power Su	pply Voltage				(1)			
Rush Cur	rent		I _{RUSH}	-	-	5.0	Α	(2)
		White	-		0.84	1.1	Α	
Power Su	pply Current	Black	-		0.83	-	Α	
		Vertical Stripe	-		0.48	-	Α	(3)
	Differential Input High Threshold Voltage		V_{LVTH}	+100	_	_	mV	
LVDS	Differential Input Low Threshold Voltage		V_{LVTL}	_	_	-100	mV	(4)
interface	Common Input Voltage		V_{CM}	1.0	1.2	1.4	V	(4)
	Differenti	Differential input voltage		200	_	600	mV	
	Terminating Resistor		R_T	_	100	<u> </u>	ohm	
CMOS interface	Input High T	hreshold Voltage	V _{IH}	2.7	_	3.3	V	
	Input Low TI	hreshold Voltage	V _{IL}	0		0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:







Issue Date: Dec.2.2009 Model No.: V420H1-LN4

Approval

Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 \pm 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.





Approval

Note (4) The LVDS input characteristics are as follows:





Approval

3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Daramatar	Cymphol		Value	Linit	Note	
Parameter	Symbol	Min. Typ. Max.		Max.		
Lamp Input Voltage	V_L	-	1310	-	V_{RMS}	
Lamp Current	ΙL	7.5	8	8.5	mA _{RMS}	(1)
Laman Turn On Valtage	Vs	-	-	2230	V_{RMS}	Ta = 0 °C (2)
Lamp Turn On Voltage		-	-	2060	V_{RMS}	Ta = 25 °C (2)
Operating Frequency	F_L	35	-	70	KHz	(3)
Lamp Life Time	L _{BL}	50,000	60,000	-	Hrs	(4)


- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ±2°C and $I_L = 7.5 \sim 8.5 \text{mArms}$.





Approval

4. BLOCK DIAGRAM OF INTERFACE 4.1 TFT LCD MODULE







Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

FI-RE51S-HF (JAE) or equivalent

Pin	Name	Description	Note			
1	GND	Ground				
2	N.C.	No Connection				
3	N.C.	No Connection				
4	N.C.	No Connection	(2)			
5	N.C.	No Connection				
6	N.C.	No Connection				
7	SELLVDS	LVDS data format Selection	(3)(5)			
8	N.C.	No Connection	(2)			
9	ODSEL	Overdrive Lookup Table Selection	(4)(6)			
10	N.C.	No Connection	(2)			
11	N.C.	No Connection				
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0				
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0				
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1				
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1				
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2				
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2				
18	GND	Ground				
19	ECLK-	Even pixel Negative LVDS differential clock input				
20	ECLK+	Even pixel Positive LVDS differential clock input				
21	GND	Ground				
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3				
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3				
24	N.C.	No Connection				
25	N.C.	No Connection	(2)			
26	N.C.	No Connection	()			
27	N.C.	No Connection				
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0				
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0				
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1				
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1				
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2				
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2				
34	GND	Ground				
35	OCLK-	Odd pixel Negative LVDS differential clock input.				
36	OCLK+	Odd pixel Positive LVDS differential clock input.				
37	GND	Ground				
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3				
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3				
40	N.C.	No Connection				
41	N.C.	No Connection				
42	N.C.	No Connection	(2)			
43	N.C. No Connection					
44	GND	Ground				
45	GND	Ground				






Approval

46	GND	Ground	
47	GND	Ground	
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

Note (1) LVDS connector pin order defined as follows




- Note (2) Reserved for internal use. Please leave it open.
- Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.
- Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram.






Approval

Note (6) ODSEL signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)







Approval

5.2 BACKLIGHT UNIT


The pin configuration for the housing and the leader wire is shown in the table below.

CN3-CN10: BHR-04VS-1 (JST).

Pin	Name	Description	Wire Color
1	HV	High Voltage	White
2	HV	High Voltage	Pink

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by JST.


The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).





Approval

5.3 BLOCK DIAGRAM OF INTERFACE







Approval

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE : Data enable signal

: Data clock signal

Notes:

DCLK

(1) The system must have the transmitter to drive the module.

- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.







Approval

5.4 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=L or open)



JEDIA LVDS format: (SELLVDS pin=H)







Approval

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".



Approval

5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da		Sigr											
	Color				Re									reer	_						Βlι		-		
	ln	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6		G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2		B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
L .	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Crov	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:	: ∢		:	:	:	:	:	:	:
Scale Of	:	:	:	l :	:	:	:	:	:	:	:	:	:	: `				:	:	:	:	:	:	:	:
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	ō	1	0	0	0	0	0	0	0	0	0
Gray	:	•	l :	-	•		:					:		•			:	:	:	:				:	
Scale	:	l :	l :	:	:		:				4				:	:	:	:	١.	:	:	:			:
Of	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	Ō	0	0	0	Ō	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	ō	Ö	Ö	Ö	0	0	0	0	1	1	1	1	1	1	1	1	0	0	Ō	Ö	Ö	Ö	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	Ö	Ö	0	0	0	0	0	0	0	0	Ö	0	0	Ö	0	0	0	0	0	0	0	0	0	1
	Blue (2)	Ö	Ö	0	0	0	0	0	0	0	0	0	0	0	ō	0	Ö	0	Ö	0	0	0	0	1	0
Gray	:	:	:				:	:		:		:			Ĭ		:	:	:	:	:	:			.
Scale		:) :	:				:	:	:		:					:	:		:	:	:
Of	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue (254)	0	0	Ö	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	ŏ	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	DIGC (200)	0	0	U	U	U	U	U		U	٥	U	U	U	U	U	U	<u>'</u>	<u> </u>		<u> </u>			لٺا	الت

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

	<u> </u>			•	_	•		
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz		
LVDS	Input cycle to cycle jitter	T _{rcl}	_	_	200	ps	(3)	
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	_	F _{clkin} +2%	MHz		
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	(4)	
LVDS Receiver Data	Setup Time	Tlvsu	600	_	_ (ps	(5)	
	Hold Time	Tlvhd	600	_		ps	(5)	
	Frame Rate	F _{r5}	47	50	53	Hz	(6)	
Vertical	Traine Rate	F _{r6}	57	60	63	Hz	(0)	
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	35	45	55	Th	_	
Horizontal	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
Active Display	Display	Thd	960	960	960	Тс	_	
Term	Blank	Thb	90	140	190	Tc	_	

Note (1) Please make sure the range of pixel clock has follow the below equation:

Fclkin(max)
$$\geq$$
 Fr6 \times Tv \times Th

$$Fr_5 \times Tv \times Th \ge Fclkin(min)$$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:







Approval

INPUT SIGNAL TIMING DIAGRAM






Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I $T_1 - TI$



Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.




Approval



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS INPUT INTERFACE TIMING DIAGRAM






Approval

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.



Issue Date: Dec.2.2009 Model No.: V420H1-LN4


Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V _{cc}	12	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTIC				
Lamp Current	IL	8±0.5	mA		
Oscillating Frequency (Inverter)	F _W	42±3	KHz		
Vertical Frame Rate	Fr	60	Hz		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.







Issue Date: Dec.2.2009 Model No.: V420H1-LN4

Approval

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio Response Time		CR		3000	4000	-		Note (2)
		Gray to gray		-	6.5	12	ms	Note (3)
Center Luminar	nce of White	L _C		380	450		cd/m ²	Note (4)
White Variation Cross Talk		δW		-	-	1.3) -	Note (6)
		СТ	θ_x =0°, θ_Y =0° Viewing angle at	-	-	4	%	Note (5)
	Red	Rx	normal direction.		0.640		-	
		Ry			0.330	1	-	
	Green Blue	Gx		Typ0.03	0.271	Тур.	-	
Color		Gy			0.600	+0.03	-	
Response Tim Center Lumina White Variation		Вх			0.150		-	
-		Ву			0.064		-	
	White	Wx			0.280		-	
	vviile	Wy			0.285		-	
	Color Gamut	C.G		68	72	-	%	NTSC
	Horizontal	θ_x +		80	88	-		
Viewina Anale		θ_{x} -	CR≥20	80	88	-	Deg.	Note (1)
Center Luminar White Variation Cross Talk Color Chromaticity	Vertical	θ _Y +	5	80	88	-		
	vertical	θν-		80	88	-		

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Conoscope Cono-80

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Surface Luminance with all white pixels Contrast Ratio (CR) = Surface Luminance with all black pixels

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).


Note (3) Definition of Gray-to-Gray Switching Time:



Issue Date: Dec.2.2009 Model No.: V420H1-LN4

Approval

Optical Response



The driving signal means the signal of gray level 0%, 20%, 40%, 60%, 80%, 100%

Gray to gray average time means the average switching time of gray level 0% ,20% ,40%,60%,80%,100% to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

 $L_C = L(5)$, where L(X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = |YB - YA| / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)





Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Model No.: V420H1-LN4

Approval

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) When storing modules as spares for a long time, the following precaution is necessary.
- (a)Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b)The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




Issue Date: Dec.2.2009 Model No.: V420H1-LN4

Approval


9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V420H1-LN4
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Issue Date: Dec.2.2009 Model No.: V420H1-LN4

Approval

10. PACKAGING

10.1 PACKING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions: 1085(L)x296(W)x653(H)mm
- (3) Weight: Approx. 45.3Kg(4 modules per carton)

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method



Approval

Sea / Land Transportation (40ft Container)



Air Transportation





Figure.10-2 packing method



Issue Date: Dec.2.2009 Model No.: V420H1-LN4


Approval

11. MECHANICAL CHARACTERISTICS





Approval







Approval

