Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

TFT LCD Approval Specification

MODEL NO.:V460H1-P02

Approved By	TV Product Marketing & Management Div
	Chao-Chun Chung

Reviewed By	QRA Dept.	Product Development Div.
	Hsin-Nan Chen	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.	
	Josh Chi	Lynn Cheng

Version 2.0

- CONTENTS -

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 2.0	Nov.19, '09	All	All	Approval Specification was first issued.

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V460H1- P02 is a 46" TFT Liquid Crystal Display cell with driver ICs and 2ch-LVDS interface This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8bit /color).

1.2 CHARACTERISTICS

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	46
Pixels [lines]	1920 x 1080
Active Area [mm]	1018.08(H) x 572.67(V) (46" diagonal)
Sub -Pixel Pitch [mm]	0.17675(H) x 0.53025(V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	TYP. 2450
Physical Size [mm]	1050.58(W) x 627.52(H) * 1.78(D) Typ.
Display Mode	Transmissive mode / Normally black
Contrast Ratio	6500:1 Typ. (Typical value measured at CMO's module)
Glass thickness (Array/CF) [mm]	0.7 / 0.7
Viewing Angle (CR>20)	+88/-88(H),+88/-88(V) Typ. (Typical value measured at CMO's module)
Color Chromaticity	R=(0.643, 0.323) G=(0.287, 0.602) B=(0.148, 0.056) W=(0.280, 0.290) (Typical value measured at CMO's module)
Cell Transparency [%]	4.4%Typ. (Typical value measured at CMO's module)
Polarizer (CF side)	Super Wide View Glare coating, 1030.18 (W) x 586.37(H). Hardness: 3H
Polarizer (TFT side)	Super Wide View, 1030.18(W) x 586.37(H).

1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Weight	2150	2450	2750	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within ±0.5mm as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position

+/- 0.5mm

4

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMO MODULE V460H1-PH1)

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T_{ST}	-20	+60	ºC	(1), (3)
Operating Ambient Temperature	T_{OP}	0	50	ºC	(1), (2), (3)
Altitude Operating	A_{OP}	0	5000	M	(3)
Altitude Storage	A_{ST}	0	12000	M	(3)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta $\leqq$ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation..

Relative Humidity (%RH)

Temperature (ºC)

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 ºC. The range of operating temperature may degrade in case of improper thermal management in your product design.

Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can't be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.

5

Version 2.0

Approval

2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

Storage Condition : With shipping package.

Storage temperature range : 25±5 ℃

Storage humidity range : 50±10%RH

Shelf life : a month

2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)

2.3.1 ELECTRICAL ABSOLUTE RATINGS

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

(Ta = 25 ± 2 ºC)

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V_{CC}	10.8	12	13.2	V	(1)
Rush Current		I_{RUSH}	-	-	2.6	A	(2)
Power Supply Current	White Pattern	I_{CC}	-	0.5	-	A	(3)
	Horizontal Stripe		-	1	1.2	A	
	Black Pattern		-	0.36	-	A	
LVDS interface	Differential Input High Threshold Voltage	V_{LVTH}	+100	-	-	mV	(4)
	Differential Input Low Threshold Voltage	V_{LVTL}	-	-	-100	mV	
	Common Input Voltage	V_{CM}	1.0	1.2	1.4	V	
	Differential input voltage	$|V_{ID}|$	200	-	600	mV	
	Terminating Resistor	R_T	-	100	-	ohm	
CMOS interface	Input High Threshold Voltage	V_{IH}	2.7	-	3.3	V	
	Input Low Threshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within the above ranges.

7

Version 2.0

Approval

Note (2) Measurement condition:

Vcc rising time is 470us

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern

Active Area

b. Black Pattern

Active Area

8

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

c. Horizontal Pattern

Note (4) The LVDS input characteristics are as follows:

9

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD OPEN CELL

TFT LCD PANEL

(1920x3x1080)

X(R) Board   X(L) Board

C Board

INPUT CONNECTOR
JAE FI-RE51S-HF or equivalent

ERX0(+/-)	ORX0(+/-)	SELLVDS	VCC
ERX1(+/-)	ORX1(+/-)		GND
ERX2(+/-)	ORX2(+/-)		
ERX3(+/-)	ORX3(+/-)		
ECLK(+/-)	OCLK(+/-)		

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module

CNF1 Connector Pin Assignment

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	(1)
11	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
12	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
13	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
14	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
15	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	OCLK-	Odd pixel Negative LVDS differential clock input.	(1)
18	OCLK+	Odd pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(1)
21	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
22	N.C.	No Connection	(3)
23	N.C.	No Connection	
24	GND	Ground	
25	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	(1)
26	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
27	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
28	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
29	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
30	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
31	GND	Ground	
32	ECLK-	Even pixel Negative LVDS differential clock input	(1)
33	ECLK+	Even pixel Positive LVDS differential clock input.	
34	GND	Ground	

Version 2.0

35	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(1)
36	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
37	N.C.	No Connection	(3)
38	N.C.	No Connection	
39	GND	Ground	
40	SCL	EEPROM Serial Clock	
41	N.C.	No Connection	(3)
42	N.C.	No Connection	
43	WP	EEPROM Write Protection	
44	SDA	EEPROM Serial Data	
45	LVDS_SEL	High(3.3V) or open for VESA, Low (GND) for JEIDA	(4)
46	N.C.	No Connection	(3)
47	N.C.	No Connection	
48	N.C.	No Connection	
49	N.C.	No Connection	
50	N.C.	No Connection	
51	N.C.	No Connection	

Note (1) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (2) LVDS connector pin orderdefined as follows

Note (3) Reserved for internal use. Please leave it open.

Note (4) Low : JEIDA LVDS Format (Connect to GND), High or open : VESA Format.(Connect to +3.3V)

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

Vcc

R1

R2

R3

TCON

Selector(pin45)

Setting

System side

LCM side

System side

R1 < 1K

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

5.2 LVDS INTERFACE

JEDIA Format：SELLVDS=L

VESA Format：SELLVDS=H or Open

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

DCLK: Data clock signal

Notes (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

14

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color		Data Signal																								
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.0

Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	(60)	74.25	(80)	MHZ	-
	Input cycle to cycle jitter	Trcl	-	-	200	ps	(3)
	Spread spectrum modulation range	F_{clkin_mod}	F_{clkin}-2%	—	F_{clkin}+2%	MHz	(4)
	Spread spectrum modulation frequency	F_{SSM}			200	KHz	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	-
	Hold Time	Tlvhd	600	-	-	ps	-(5)
Vertical Active Display Term	Frame Rate	Fr6	57	60	63	Hz	(6)
		Fr5	47	50	53		
	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
Horizontal Active Display Term	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
	Display	Thd	960	960	960	Tc	-
	Blank	Thb	90	140	190	Tc	-

Note (1)　Please make sure the range of pixel clock has follow the below equation：

Fclkin(max) $\geq$ Fr6 ✕ Tv ✕ Th

Fr5 ✕ Tv ✕ Th $\geq$ Fclkin(min)

16

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

Note (2)   This module is operated in DE only mode and please follow the input signal timing diagram below：

INPUT SIGNAL TIMING DIAGRAM

Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI

17

Version 2.0

Approval

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.

$$1/F_{SSM}$$

$F_{clkin\_mod(max)}$

F_{clkin}

$F_{clkin\_mod(min)}$

Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM

Tc

RXCLK+/-

RXn+/-

Tlvsu

Tlvhd

$$\frac{1T}{14} \quad \frac{3T}{14} \quad \frac{5T}{14} \quad \frac{7T}{14} \quad \frac{9T}{14} \quad \frac{11T}{14} \quad \frac{13T}{14}$$

Note (6) : (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

6.2 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 ℃)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.

Power ON/OFF Sequence

Note (1)   The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2)   Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3)   In case of VCC is in off level, please keep the level of input signals on the low or high impedance.

Note (4)   T4 should be measured after the module has been fully discharged between power off and on period.

Note (5)   Interface signal shall not be kept at high impedance when the power is on.

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	^{o}C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V_{CC}	12V	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	I_L	12.0±0.3	mA
Oscillating Frequency (Inverter)	F_W	47±2	KHz
Vertical Frame Rate	Fr	120	Hz

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item			Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio			CR		4500	6500	-	-	Note (2)
Response Time			Gray to gray		-	6.5	12	ms	Note (3)
Center Luminance of White			L_C		400	500	-	cd/ m^2	Note (4)
White Variation			δW		-	-	1.3	-	Note (7)
Cross Talk			CT		-	-	4	%	Note (5)
Color Chromaticity	Red	Rcx		θ_x=0°, θ_Y =0° Viewing angle at normal direction	Typ.- 0.03	0.654	Typ.+ 0.03	-	Note (6)
		Rcy				0.325		-	
	Green	Gcx				0.301		-	
		Gcy				0.600		-	
	Blue	Bcx				0.144		-	
		Bcy				0.076		-	
	White	Wcx				0.335		-	
		Wcy				0.377		-	
	Color Gamut					72	-	%	NTSC
Viewing Angle	Horizontal	θ_x+		CR≥20	80	88	-	Deg.	Note (1)
		θ_x-			80	88	-		
	Vertical	θ_Y+			80	88	-		
		θ_Y-			80	88	-		

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following :

  (a) Measure Module's and BLU's spectrum. White is without signal input and R,G, B are with signal input. BLU(for V460H1-L08) is supplied by CMO.

  (b) Calculate cell's spectrum.

  (c) Calculate cell's chromaticity by using the spectrum of standard light source "C".

Note (1) Definition of Viewing Angle (θx, θy):

  Viewing angles are measured by Autronic Conoscope Cono-80

Normal
θx = θy = 0º

θy- θy+

θx- = 90º   x-

12 o'clock direction
θy+ = 90º

θx−   y+

θx+

6 o'clock   y-

θy- = 90º

x+ θx+ = 90º

Note (2) Definition of Contrast Ratio (CR):

 The contrast ratio can be calculated by the following expression.

    Contrast Ratio (CR) = L255 / L0

    L255: Luminance of gray level 255

    L 0: Luminance of gray level 0

    CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Version 2.0

Note (3) Definition of Gray to Gray Switching Time :

The driving signal means the signal of gray level 0, 63, 127, 191, and 255

Gray to gray average time means the average switching time of gray level 0, 63, 127, 191, and 255 to each other .

Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point.

L_C = L (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 \ (\%)$$

Where:

(a)

Y_A = Luminance of measured location without gray level 255 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m^2)

Active Area

(0, 0)

$Y_{A, U}$ (D/2,W/8)

$Y_{A, L}$ (D/8,W/2)

Gray 51

$Y_{A, R}$ (7D/8,W/2)

$Y_{A, D}$ (D/2,7W/8)

(D, W)

Active Area

(0, 0)

$Y_{B, U}$ (D/2,W/8)

(D/4,W/4)

$Y_{B, L}$ (D/8,W/2)

Gray 255

$Y_{B, R}$ (7D/8,W/2)

(3D/4,3W/4)

$Y_{B, D}$ (D/2,7W/8)

Gray 204

(D, W)

(b)

Y_A = Luminance of measured location without gray level 255 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m^2)

Active Area

(0, 0)

$Y_{A, U}$ (D/2,W/8)

$Y_{A, L}$ (D/8,W/2)

Gray 0

$Y_{A, R}$ (7D/8,W/2)

$Y_{A, D}$ (D/2,7W/8)

(D, W)

Active Area

(0, 0)

$Y_{B, U}$ (D/2,W/8)

(D/4,W/4)

$Y_{B, L}$ (D/8,W/2)

Grav 255

$Y_{B, R}$ (7D/8,W/2)

(3D/4,3W/4)

$Y_{B, D}$ (D/2,7W/8)

Gray 0

(D, W)

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

## 8. DEFINITION OF LABELS

8.1 OPEN CELL LABEL

The barcode nameplate is pasted on each open cell as illustration for CMO internal control.

V460H1-P02

XXXXXXXXXXXXXX

8.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation

P.O. NO._____

Parts ID._____

Carton ID._____   Quantities   __8__

XXXXXXXXXXXXXX

Made in Taiwan

(a) Model Name: V460H1– P02

(b) Carton ID: CMO internal control

(c) Quantities: 8

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 8 LCD TV Panels / 1 Box

(2) Box dimensions :1238 (L) X 842 (W) X 240(H)

(3) Weight : approximately 38Kg (8 panels per box)

### 9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method

Figure.9-1 packing method

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

Figure.9-2 packing method

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

(1) Do not apply rough force such as bending or twisting to the product during assembly.

(2) To assemble backlight or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.

(3) It's not permitted to have pressure or impulse on the module because the LCD panel will be damaged.

(4) Always follow the correct power sequence when the product is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.

(5) Do not pull the I/F connector in or out while the module is operating.

(6) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.

(7) It is dangerous that moisture come into or contacted the product, because moisture may damage the product when it is operating.

(8) High temperature or humidity may reduce the performance of module. Please store this product within the specified storage conditions.

(9) When ambient temperature is lower than 10ºC may reduce the display quality. For example, the response time will become slowly.

10.2 SAFETY PRECAUTIONS

(1) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

(2) After the product's end of life, it is not harmful in case of normal operation and storage.

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

11. Mechanical Drawing

Version 2.0

Issued Date: Nov. 19, 2009
Model No.: V460H1-P02

Approval

NOTE:
1. FRONT SIDE GROUND AREA NEED CONTACT WITH BEZEL.
2. X BOARD COMPONENT MAX. HEIGHT IS 2.2MM., NOT INCLUDE CONNECTOR AND VR.
3. VR LOCATION, BEZEL NEED CUT A HOLE THAT ITS DIAMTER ABOUT IS 6.0MM.
4. "■" NO COMPONENT AREA
5. "■" GROUND AREA
6. BACK SIDE GROUND AREA NEED CONTACT WITH REAR FRAME.

SCALE : 1.000

CHI MEI   奇美電子股份有限公司
OPTOELECTRONICS CORP.

TITLE: ASSY PANEL V460H1-L08

30

Version 2.0