

- □Tentative Specification
- □ Preliminary Specification
- ■Approval Specification

# MODEL NO.: V500HJ1 SUFFIX: P01

Customer:		
APPROVED BY	SIGNATURE	
<u>Name / Title</u> Note		
Please return 1 copy for your confirmation with your signature and comments.		

Approved By	Checked By	Prepared By
Chao-Chun Chung	Carlos Lee	WT Hsu

Version 2.0 Date : 8 Aug 2012

Version 2.0

# PRODUCT SPECIFICATION

#### **CONTENTS**

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
2.2 PACKAGE STORAGE	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD Module	9
4. BLOCK DIAGRAM OF INTERFACE	12
4.1 TFT LCD MODULE	12
5 .INPUT TERMINAL PIN ASSIGNMENT	13
5.1 TFT LCD OPEN CELL	13
5.2 BLOCK DIAGRAM OF INTERFACE	
5.3 LVDS INTERFACE	17
5.4 COLOR DATA INPUT ASSIGNMENT	18
6. INTERFACE TIMING	21
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	21
6.2 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 °C)	24
6.2.1 POWER ON/OFF SEQUENCE	24
7. OPTICAL CHARACTERISTICS	25
7.1 TEST CONDITIONS	25
7.2 OPTICAL SPECIFICATIONS	26
8. PRECAUTIONS	29
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	29
8.2 SAFETY PRECAUTIONS	29
9. DEFINITION OF LABELS	30
9.1 OPEN CELL LABEL	30

Date: 8 Aug 2012



9.2 CARTON LABEL	31
10. Packaging	33
10.1 PACKING SPECIFICATIONS	33
10.2 PACKING METHOD	33
11. MECHANICAL CHARACTERISTIC	35



#### **REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver. 0.0	Sep. 16, 2011	All	All	The Tentative specification was first issued.
Ver. 1.0	Oct. 04, 2011	5 8 25 32 35	7.2	UPDATE FEATURES UPDATE TFT LCD Module UPDATE OPTICAL SPECIFICATIONS UPDATE Packaging UPDATE MECHANICAL CHARACTERISTIC
Ver. 2.0	Aug. 10,2012	5 8 25 32 34~35	1.2 3.1 7.1 10 11	Update TEST CONDITIONS Update PACKING SPECIFICATIONS Update MECHANICAL CHARACTERISTIC

Version 2.0 4 Date : 8 Aug 2012



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW


V500HJ1-P01 is a 50" TFT Liquid Crystal Display product with driver ICs and 2ch-LVDS interface. This product supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bits /color). The backlight unit is not built in.

#### **1.2 FEATURES**

CHARACTERISTICS ITEMS	SPECIFICATIONS
Pixels [lines]	1920 × 1080
Active Area [mm]	1095.84(H) x (V) 616.41
Sub-Pixel Pitch [mm]	0.21(H) x 0.63(V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	2910
Physical Size [mm]	1110.44 (W) x 631.61(H) x 1.705(D) Typ
Display Mode	Transmissive mode / Normally black
Contrast Ratio	4000:1 Typ.
	(Typical value measured at CMI's module)
Glass thickness (Array / CF) [mm]	0.7 / 0.7
Viewing Angle (CR>20)	+88/-88(H),+88/-88(V) Typ.
	(Typical value measured at CMI's module)
Color Chromaticity	R=0.646, 0.327
	G=0.296, 0.599
	B=0.144, 0.074
	W=0.325, 0.367
	* Please refer to "color chromaticity" on 7.2
Cell Transparency [%]	5.3% Typ.
	(Typical value measured at CMI's module)
Polarizer Surface Treatment	Anti-Glare coating (Haze 3.5%)
	Hardness 3H
Rotation Function	Unachievable
Display Orientation	Signal input with "CMI"

X+C Board

Back Side






#### 1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Тур.	Max.	Unit	Note
Weight	-	3450		g	-
I/F connector mounting position	The mounting incli		(2)		
The confidence in mounting position	screen center with		(2)		

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position





#### 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Svmbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T <sub>ST</sub>	-20	+60	٥C	(1), (3)	
Operating Ambient Temperature	T <sub>OP</sub>	0	50	٥C	(1), (2), (3)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can't be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.

#### **Relative Humidity (%RH)**



Version 2.0 7 Date: 8 Aug 2012



#### 2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35  $^{\circ}$ C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.



#### 3. ELECTRICAL CHARACTERISTICS

#### 3.1 TFT LCD Module


 $(Ta = 25 \pm 2 \, {}^{\circ}C)$ 

Parameter		Cymbol	Value			l lmit	Nata	
		Symbol	Min.	Тур.	Max.	Unit	Note	
Power Su	pply Voltage		V <sub>cc</sub>	10.8	12	13.2	V	(1)
Rush Curr	rent		I <sub>RUSH</sub>	_	_	3.02	А	(2)
		White Pattern	_	_	4.44		W	
Power Co	nsumption	Horizontal Stripe	_	_	8.88		W	
	Black Pattern		_	_	4.44		W	(3)
	White Pattern		_	_	0.37		А	
Power Su	pply Current	Horizontal Stripe	_	_	0.74	0.91	А	
 		Black Pattern	_	_	0.37		А	
	Differential Threshold \		$V_{LVTH}$	+100	_	_	mV	
	Differential Threshold \	Input Low	$V_{LVTL}$	_	_	-100	mV	
LVDS interface	Common In	put Voltage	V <sub>CM</sub>	1.0	1.2	1.4	V	(4)
interface	Differential (single-end	Differential input voltage (single-end)		200	_	600	mV	
		Terminating Resistor		_	100	_	ohm	
CMIS	Input High Threshold Voltage		V <sub>IH</sub>	2.7	_	3.3	V	
interface	Input Low T	Input Low Threshold Voltage		0	_	0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






#### Vcc rising time is 470us




Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta =  $25 \pm 2$  °C,  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed.

Version 2.0 10 Date : 8 Aug 2012





Note (4) The LVDS input characteristics are as follows:




Version 2.0 11 Date : 8 Aug 2012



#### 4. BLOCK DIAGRAM OF INTERFACE

#### **4.1 TFT LCD MODULE**



Version 2.0 12 Date : 8 Aug 2012



#### **5.INPUT TERMINAL PIN ASSIGNMENT**


#### **5.1 TFT LCD OPEN CELL**

CNF1 Connector Part No.: B-F,WF23-400-513C,(全康-FCN)

Pin	Name	Description	Note	
1	GND	Ground		
2	N.C.	No Connection		
3	N.C.	No Connection		
4	N.C.	No Connection	(2)	
5	N.C.	No Connection		
6	N.C.	No Connection		
7	SELLVDS	LVDS data format Selection	(3)(4)	
8	N.C.	No Connection	(2)	
9	N.C	No Connection	(2)	
10	N.C.	No Connection	(2)	
11	GND	Ground		
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0		
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0		
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(F)	
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(5)	
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2		
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2		
18	GND	Ground		
19	ECLK-	Even pixel Negative LVDS differential clock input.	(F)	
20	ECLK+	Even pixel Positive LVDS differential clock input.	(5)	
21	GND	Ground		
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(F)	
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(5)	
24	N.C.	No Connection	(2)	
25	N.C.	No Connection	(2)	
26	GND	Ground		
27	GND	Ground		
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0		
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0		
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(5)	
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(5)	
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2		
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2		

34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	
36	OCLK+	Odd pixel Positive LVDS differential clock input	(5)
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(-)
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(5)
40	N.C.	No Connection	(2)
41	N.C.	No Connection	(2)
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note (1) LVDS connector pin order defined as follows



Note (2) Reserved for internal use. Please leave it open.

Note (3) LVDS data format selection.


SELLVDS	Mode
L	JEIDA
H(default)	VESA

L: Connect to GND, H: Connect to Open or +3.3V






Note (4) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side R1 < 1K

Note (5) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel


Note (6) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow



Version 2.0 15 Date : 8 Aug 2012



#### **5.2 BLOCK DIAGRAM OF INTERFACE**



ER0~ER7	Even pixel R data	OR0~OR7	Odd pixel R data
EG0~EG7	Even pixel G data	OG0~OG7	Odd pixel G data
EB0~EB7	Even pixel B data	OB0~OB7	Odd pixel B data
		DE	Data enable signal
		DCLK	Data clock signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is




used differentially.


Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

#### **5.3 LVDS INTERFACE**

VESA Format : SELLVDS = H or Open



JEIDA Format : SELLVDS = L



Version 2.0 17 Date : 8 Aug 2012





R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

#### **5.4 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da	ata	Sigr	nal										
Color					Re	ed							G	reer	า						Blu	ue			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	ВЗ	B2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Neu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0




	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Grav	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Dide	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

#### 5.5 FLICKER (Vcom) ADJUSTMENT

#### (1) Adjustment Pattern:

Column-inversion pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.




Adjustment method: (VR)

Flicker should be adjusted by turning the volume for flicker adjustment by the ceramic driver. It is adjusted to the point with least flickering of the center screen. After making it surely overrun at once, it should be adjusted to the optimum point.

Version 2.0 19 Date : 8 Aug 2012







#### 6. INTERFACE TIMING

#### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

 $(Ta = 25 \pm 2 \, {}^{\circ}C)$ 

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F <sub>clkin</sub> (=1/TC)	60	74.25	80	MHz	
LVDS Receiver	Input cycle to cycle jitter	T <sub>rcl</sub>	_	_	200	ps	(3)
Clock	Spread spectrum modulation range	Fclkin_mod	F <sub>clkin</sub> -2%	_	F <sub>clkin</sub> +2%	MHz	(4)
	Spread spectrum modulation frequency	F <sub>SSM</sub>		-	200	KHz	(4)
LVDS	Setup Time	Tlvsu	600	_	_	ps	
Receiver Data	Hold Time	Tlvhd	600	-	_	ps	(5)
	Frame Rate	F <sub>r5</sub>	47	50	53	Hz	(6)
Vertical	Traine Rate	F <sub>r6</sub>	57	60	63	Hz	(0)
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
Term	Display	Tvd	1080	1080	1080	Th	
	Blank	Tvb	35	45	55	Th	
Horizontal	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb
Active Display	Display	Thd	960	960	960	Tc	
Term	Blank	Thb	90	140	190	Tc	

Note (1) Please make sure the range of pixel clock has follow the below equation:


$$\mathsf{Fclkin}(\mathsf{max}) \geqq \mathsf{Fr6} \mathop{\diagdown} \mathsf{Tv} \mathop{\diagdown} \mathsf{Th}$$


$$Fr_5 \times Tv \times Th \ge Fclkin(min)$$

Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:




#### **INPUT SIGNAL TIMING DIAGRAM**






Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl =  $IT_1 - TI$ 



Version 2.0 22 Date : 8 Aug 2012




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

#### **LVDS RECEIVER INTERFACE TIMING DIAGRAM**




Version 2.0 23 Date : 8 Aug 2012



#### 6.2 POWER ON/OFF SEQUENCE (Ta = $25 \pm 2$ °C)

#### **6.2.1 POWER ON/OFF SEQUENCE**

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



#### **Power ON/OFF Sequence**

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.

Version 2.0 24 Date : 8 Aug 2012




#### 7. OPTICAL CHARACTERISTICS

#### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	VCC	12	V
Input Signal	According to typical va	alue in "3. ELECTRICAL (	CHARACTERISTICS"
Lamp Current	IL	14.5	mA
Oscillating Frequency (TBB)	FW	40	KHz
Vertical Frame Rate	Fr	60	Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.



Version 2.0 25 Date : 8 Aug 2012



#### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note		
	Red	Rcx			0.646		-			
	Neu	Rcy			0.327		-			
	Green	Gcx			0.296		-			
	Green	Gcy	$\theta_x=0^\circ$ , $\theta_Y=0^\circ$	Тур.	0.599	- Typ. - +0.03	-			
Color	Blue	Всх	Viewing Angle at Normal	-0.03	0.144		-	(0)		
Chromaticity	y Blue	Всу	Direction	0.00	0.074		-			
	White	Wcx	Standard light source "C"		0.325		-			
		Wcy			0.367		-			
Center Tran	smittance	Т%	$\theta_x=0^\circ$ , $\theta_Y=0^\circ$	-	5.3		%	(1),(6)		
Contrast Ra	itio	CR	with CMI module	2800	4000		-	(1),(3)		
Response T	īme	Gray to gray	$\theta_x$ =0°, $\theta_Y$ =0° with CMI Module	1	8	16	ms	(1),(4)		
White Varia	tion	δW	$\theta_x$ =0°, $\theta_Y$ =0° with CMI module	-	-	1.3	-	(1),(5)		
	Horizontal	$\theta_x$ +		-	88	-				
Viewing	rionzontal	θ <sub>x</sub> -	CR≥20	-	88	-	Doa	(1) (2)		
Angle	Vertical	θ <sub>Y</sub> +	With CMI module	-	88	-	Deg.	(1),(2)		
	vertical	θ <sub>Y</sub> -		-	88	-				


Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

- 1. Measure Module's and BLU's spectrum at center point. White and R,G,B are with signal input. BLU (for V500HJ1-L01) is supplied by CMI.
- 2. Calculate cell's spectrum.
- 3. Calculate cell's chromaticity by using the spectrum of standard light source "C".
- Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.
- Note (2) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80

Version 2.0 26 Date : 8 Aug 2012





#### Note (3) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (5).

Note (4) Definition of Gray-to-Gray Switching Time:



Version 2.0 27 Date : 8 Aug 2012




The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

#### Note (5) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$ 



Note (6) Definition of Transmittance (T%):

Measure the luminance of gray level 255 at center point of LCD module.

Transmittance (T%) = 
$$\frac{\text{Luminance of LCD module}}{\text{Luminance of backligh unit}} \times 100\%$$



#### 8. PRECAUTIONS

#### **8.1 ASSEMBLY AND HANDLING PRECAUTIONS**

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- [6] Do not disassemble the module.
- [7] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [8] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [9] When storing modules as spares for a long time, the following precaution is necessary.
  - [ 9.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
  - [ 9.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [ 10 ] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

#### **8.2 SAFETY PRECAUTIONS**

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.



#### 9. DEFINITION OF LABELS

#### 9.1 OPEN CELL LABEL

The barcode nameplate is pasted on each open cell as illustration for CMI internal control





Figure.8-1 Serial No. Label on SPWB

Model Name: V500HJ1-P01

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2010=0, 2011=1,2012=2...etc. Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product





Figure.9-2 Panel ID Label on Cell



Panel ID Label includes the information as below:




#### 9.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.

P.O. NO
Parts ID
Model Name V500HJ1-P01
Carton ID Quantities
Made In Taiwan (Made In China)



(a) Model Name: V500HJ1-P01



Serial ID includes the information as below:

Manufactured Date:

Year: 2010=0, 2011=1,2012=2...etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

(c) Quantities: 8



#### 10. Packaging

#### **10.1 PACKING SPECIFICATIONS**

(1) 8 LCD TV Panels / 1 Box

(2) Box dimensions: 1320 (L) X 910 (W) X 99 (H)

(3) Weight: approximately 38Kg (8 panels per box)

(4) 80 LCD TV Panels / 1 Group

#### **10.2 PACKING METHOD**

Figures 9-1 and 9-2 are the packing method





Figure.10-1 packing method




Figure.10-2 packing method

### Sea / Land Transportation



(10+1) Box/pallet


### Air Transportation




(10+1) Box/pallet



#### 11. MECHANICAL CHARACTERISTIC







Version 2.0 36 Date : 8 Aug 2012