

- Tentative Specification
- Preliminary Specification
- Approval Specification

# MODEL NO.: V500HK1

## SUFFIX: LE1

Customer:	
APPROVED BY	SIGNATURE
Name / Title _____	_____
Note	
_____	
Please return 1 copy for your confirmation with your signature and comments.	

Approved By	Checked By	Prepared By
Chao-Chun Chung	Carlos Lee	YuYin Tsai

## CONTENTS

REVISION HISTORY.....	4
1. GENERAL DESCRIPTION.....	5
1.1 OVERVIEW.....	5
1.2 FEATURES.....	5
1.3 APPLICATION.....	5
1.4 GENERAL SPECIFICATIONS.....	5
1.5 MECHANICAL SPECIFICATIONS.....	6
1.6 DISPLAY ORIENTATION.....	6
2. ABSOLUTE MAXIMUM RATINGS.....	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT.....	7
2.2 PACKAGE STORAGE.....	8
2.3 ELECTRICAL ABSOLUTE RATINGS.....	8
2.3.1 TFT LCD MODULE.....	8
2.3.2 BACKLIGHT CONVERTER UNIT.....	8
3. ELECTRICAL CHARACTERISTICS.....	9
3.1 TFT LCD MODULE.....	9
3.2 BACKLIGHT UNIT.....	12
3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C).....	12
3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C).....	12
3.2.3 CONVERTER INTERFACE CHARACTERISTICS.....	13
4. BLOCK DIAGRAM OF INTERFACE.....	15
4.1 TFT LCD MODULE.....	15
5. INPUT TERMINAL PIN ASSIGNMENT.....	16
5.1 TFT LCD MODULE.....	16
5.2 BACKLIGHT UNIT.....	22
5.3 DRIVING BOARD UNIT.....	22
5.4 LVDS INTERFACE.....	23
5.5 COLOR DATA INPUT ASSIGNMENT.....	24
6. INTERFACE TIMING.....	26
6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C).....	26
6.1.1 Timing spec for Frame Rate = 100Hz.....	26
6.1.2 Timing spec for Frame Rate = 120Hz.....	26
6.2 POWER ON/OFF SEQUENCE.....	29
6.2.1 POWER ON/OFF SEQUENCE.....	29

7. OPTICAL CHARACTERISTICS .....	30
7.1 TEST CONDITIONS.....	30
7.2 OPTICAL SPECIFICATIONS .....	31
8. DEFINITION OF LABELS.....	35
8.1 CMI MODULE LABEL .....	35
9. Packaging.....	36
9.1 PACKING SPECIFICATIONS.....	36
9.2 PACKING METHOD.....	36
10. PRECAUTIONS.....	38
10.1 ASSEMBLY AND HANDLING PRECAUTIONS .....	38
10.2 SAFETY PRECAUTIONS .....	38
10.3 SAFETY STANDARDS .....	38
11. MECHANICAL CHARACTERISTIC.....	39

## REVISION HISTORY

Version	Date	Page (New)	Section	Description
2.0	Jun.27,12	All	All	Approval Specification Ver 2.0 was first issued.
2.1	Oct. 08,12	36 .37	9.2	Modify PACKING METHOD

## 1. GENERAL DESCRIPTION

### 1.1 OVERVIEW

V500HK1-LE1 is a 50" TFT Liquid Crystal Display module with LED Backlight unit and 4ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 1.067G colors (8-bit+FRC /color). The driving board module for backlight is built-in.

### 1.2 FEATURES

- High brightness 350 nits
- High contrast ratio 5000:1
- Fast response time Gray to Gray typical 8ms
- High color saturation 72% NTSC
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology
- RoHs compliance

T-con input frame rate: 100Hz/120Hz, output frame rate: 100Hz/120Hz

### 1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1095.84(H) x (V) 616.41 (50" diagonal)	mm	(1)
Bezel Opening Area	1102.84(H) x 623.41(V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1903(H) x 0.5708(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.067G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 1%),Hardness 3H	-	(2)
Rotation Function	unachievable		
Display Orientation	Signal input with "CMI"		

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

**1.5 MECHANICAL SPECIFICATIONS**


Item	Min.	Typ.	Max.	Unit	Note	
Module Size Weight	Horizontal (H)	1121.14	1122.64	1124.14	mm	Module Size
	Vertical (V)	643.81	645.31	646.81	mm	
	Depth (D)	14.1	15.1	16.1	mm	To Rear
		26.6	27.6	28.6	mm	To converter cover
	Weight		12300		G	Weight

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.

**1.6 DISPLAY ORIENTATION**

Display input signal with "CMI"

**Rear Side**

**Front Side**


**2. ABSOLUTE MAXIMUM RATINGS**
**2.1 ABSOLUTE RATINGS OF ENVIRONMENT**

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	50	°C	(1), (2)
Shock (Non-Operating)	S <sub>NOP</sub>	-	35	G	(3), (5)
Vibration (Non-Operating)	V <sub>NOP</sub>	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.


- (a) 90 %RH Max. ( $T_a \leq 40$  °C).
- (b) Wet-bulb temperature should be 39 °C Max. ( $T_a > 40$  °C).
- (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



## 2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

## 2.3 ELECTRICAL ABSOLUTE RATINGS

### 2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	$V_{CC}$	-0.3	13.5	V	(1)
Logic Input Voltage	$V_{IN}$	-0.3	3.6	V	

### 2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Light Bar Voltage	$V_W$	$T_a = 25\text{ }^\circ\text{C}$	-	-	46.9	$V_{RMS}$	
Converter Input Voltage	$V_{BL}$	-	0	-	30	V	(1)
Control Signal Level	-	-	-0.3	-	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.



### 3. ELECTRICAL CHARACTERISTICS

#### 3.1 TFT LCD MODULE


(Ta = 25 ± 2 °C)

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V <sub>CC</sub>	10.8	12	13.2	V	(1)
Rush Current		I <sub>RUSH</sub>	—	—	3.2	A	(2)
Power Consumption	White Pattern	—	—	6.6	7.92	W	(3)
	Horizontal Stripe	—	—	15.6	21.12	W	
	Black Pattern	—	—	6.36	7.656	W	
Power Supply Current	White Pattern	—	—	0.55	0.6	A	
	Horizontal Stripe	—	—	1.3	1.6	A	
	Black Pattern	—	—	0.53	0.58	A	
LVDS interface	Differential Input High Threshold Voltage	V <sub>LVTH</sub>	+100	—	+300	mV	(4)
	Differential Input Low Threshold Voltage	V <sub>LVTL</sub>	-300	—	-100	mV	
	Common Input Voltage	V <sub>CM</sub>	1.0	1.2	1.4	V	
	Differential input voltage (single-end)	V <sub>ID</sub>	200	—	600	mV	
	Terminating Resistor	R <sub>T</sub>	—	100	—	ohm	
CMIS interface	Input High Threshold Voltage	V <sub>IH</sub>	2.7	—	3.3	V	
	Input Low Threshold Voltage	V <sub>IL</sub>	0	—	0.7	V	


Note (1) The module should be always operated within the above ranges.

The ripple voltage should be controlled under 10% of V<sub>CC</sub> (Typ.)

Note (2) Measurement condition:



**Vcc rising time is 470us**




Note (3) The specified power consumption and power supply current is under the conditions at  $V_{cc} = 12\text{ V}$ ,  $T_a = 25 \pm 2\text{ }^\circ\text{C}$ ,  $f_v = 120\text{ Hz}$ , whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern



Note (4) The LVDS input characteristics are as follows:



### 3.2 BACKLIGHT UNIT

#### 3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Total Current (8 String)	I <sub>f</sub>	-	1240	1320	mA	
One String Current	I <sub>L</sub>	-	155	165	mA	
LED Forward Voltage	V <sub>f</sub>	5.7	6.3	6.7	V <sub>DC</sub>	I <sub>L</sub> = 155mA
One String Voltage	V <sub>W</sub>	39.9	-	46.9	V <sub>DC</sub>	I <sub>L</sub> = 155mA
One String Voltage Variation	ΔV <sub>W</sub>	-	-	1	V	
Life time	-	30,000	-	-	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = 25±2°C, I<sub>L</sub> = 155mA.

#### 3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Consumption	P <sub>BL</sub>	-	60.72	69.84	W	(1), (2) I <sub>L</sub> = 155mA
Converter Input Voltage	V <sub>BL</sub>	22.8	24.0	25.2	V <sub>DC</sub>	
Converter Input Current	I <sub>BL</sub>	-	2.53	2.91	A	Non Dimming
Input Inrush Current	I <sub>R</sub>	-	-	3.94	A <sub>peak</sub>	V <sub>BL</sub> = 22.8V, (I <sub>L</sub> = typ.) (3)
Dimming Frequency	FB	150	160	170	Hz	
Minimum Duty Ratio	DMIN	5	-	-	%	(4)

Note (1) The power supply capacity should be higher than the total converter power consumption PBL.

Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 50" backlight unit under input voltage 24V, average LED current 165mA and lighting 1 hour later.

Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.

Note (4) 5% minimum duty ratio is only valid for electrical operation.

## 3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test Condition	Value			Unit	Note	
				Min.	Typ.	Max.			
On/Off Control Voltage	ON	VBLON	—	2.0	—	5.0	V		
	OFF		—	0	—	0.8	V		
External PWM Control Voltage	HI	VEPWM	—	2.0	—	5.0	V	Duty on	(5)
	LO		—	0	—	0.8	V	Duty off	
External PWM Frequency		$F_{EPWM}$	—	150	160	170	Hz	Normal mode	
Error Signal		ERR	—	—	—	—	—	Abnormal: Open collector Normal: GND (4)	
VBL Rising Time		Tr1	—	30	—	—	ms	10%-90%V <sub>BL</sub>	
Control Signal Rising Time		Tr	—	—	—	100	ms		
Control Signal Falling Time		Tf	—	—	—	100	ms		
PWM Signal Rising Time		TPWMR	—	—	—	50	us		
PWM Signal Falling Time		TPWMF	—	—	—	50	us		
Input Impedance		Rin	—	1	—	—	MΩ	EPWM, BLON	
PWM Delay Time		TPWM	—	100	—	—	ms		
BLON Delay Time	$T_{on}$	—	—	300	—	—	ms		
	$T_{on1}$	—	—	300	—	—	ms		
BLON Off Time		Toff	—	300	—	—	ms		

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status. (Fig.2)

Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.3.




Fig. 1




Fig. 2





Fig. 3

## 4. BLOCK DIAGRAM OF INTERFACE

### 4.1 TFT LCD MODULE



## 5 .INPUT TERMINAL PIN ASSIGNMENT

### 5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment: (CNF1:WF23-400-513C-FCN)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	SCL	I2C Serial Clock	(1)
3	SDA	I2C Serial Data	
4	N.C.	No Connection	(1)
5	N.C.	No Connection	(1)
6	N.C.	No Connection	(1)
7	SELLVDS	Input signal for LVDS Data Format Selection	(2) (4)
8	N.C.	No Connection	(1)
9	N.C.	No Connection	
10	N.C.	No Connection	
11	GND	Ground	
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	(3)
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair 2	
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
18	GND	Ground	
19	CH1CLK-	First pixel Negative LVDS differential clock input.	(3)
20	CH1CLK+	First pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	(3)
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
26	N.C.	No Connection	(1)
27	N.C.	No Connection	(1)
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	(3)



29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	(3)
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	(3)
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	N.C.	No Connection	
43	N.C.	No Connection	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

## CNF2 Connector Pin Assignment (CNF2 : WF23-400-413C,FCN)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	
5	N.C.	No Connection	
6	N.C.	No Connection	
7	N.C.	No Connection	(1)
8	N.C.	No Connection	
9	GND	Ground	
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	(3)
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	(3)
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	(3)
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
24	GND	Ground	
25	GND	Ground	
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	(3)
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	

31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	
32	GND	Ground	
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	(3)
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	
35	GND	Ground	
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	(3)
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	
38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	(3)
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	GND	Ground	
41	GND	Ground	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open


SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) LVDS 4-port Data Mapping


Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9, .....1913, 1917
2nd Port	Second Pixel	2, 6, 10, ....1914, 1918
3rd Port	Third Pixel	3, 7, 11, ....1915, 1919
4th Port	Fourth Pixel	4, 8, 12, ....1916, 1920

Note (4) Interface optional pin has internal scheme as following diagram.


Customer should keep the interface voltage level requirement which including Panel board loading as below.



Note (5) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow



Note (6) LVDS connector pin order defined as follows



## 5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN2,3: 196388-12041-3 (P-TWO) B-F

Pin No	Symbol	Feature
1	VLED	Positive of LED String
2	VLED	
3	VLED	
4	VLED	
5	NC	NC
6	NC	
7	NC	
8	NC	
9	N4	Negative of LED String
10	N3	
11	N2	
12	N1	

## 5.3 DRIVING BOARD UNIT

CN1(Header): CI0114M1HR0-LA (CviiLux)

Pin No.	Symbol	Feature
1	VBL	+24V
2		
3		
4		
5	GND	GND
6		
7		
8		
9	ERR	Normal (GND) Abnormal (Open)
10		
11	BLON	BL ON/OFF
12	NC	NC
13	E_PWM	External PWM Control
14		



### Notice

1. If Pin14 is open, E\_PWM is 100% duty.

**5.4 LVDS INTERFACE**

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open



AR0~AR9	First Pixel R Data (9; MSB, 0; LSB)	DE	Data enable signal
AG0~AG9	First Pixel G Data (9; MSB, 0; LSB)	DCLK	Data clock signal
AB0~AB9	First Pixel B Data (9; MSB, 0; LSB)	RSVD	Reserved



# PRODUCT SPECIFICATION

## 5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color		Data Signal																						
		Red								Green								Blue						
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	



Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Note (1) 0: Low Level Voltage, 1: High Level Voltage

## 6. INTERFACE TIMING

### 6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	$F_{clkkin}$ (=1/TC)	60	74.25	80	MHz	
	Input cycle to cycle jitter	$T_{rcj}$	-	-	350	ps	(3)
	Spread spectrum modulation range	$F_{clkkin\_mod}$	$F_{clkkin}-2\%$	-	$F_{clkkin}+2\%$	MHz	(4)
	Spread spectrum modulation frequency	$F_{SSM}$	-	-	200	KHz	
LVDS Receiver Data	Receiver Skew Margin	$T_{RSKM}$	-400	-	400	ps	(5)

#### 6.1.1 Timing spec for Frame Rate = 100Hz

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note	
Frame rate	2D mode	$F_{r5}$	94	100	106	Hz		
Vertical Active Display Term	2D Mode	Total	$T_v$	1090	1350	1395	Th	$T_v=T_{vd}+T_{vb}$
		Display	$T_{vd}$	1080	1080	1080	Th	—
		Blank	$T_{vb}$	10	270	315	Th	—
Horizontal Active Display Term	2D Mode	Total	$T_h$	520	550	670	Tc	$T_h=T_{hd}+T_{hb}$
		Display	$T_{hd}$	480	480	480	Tc	—
		Blank	$T_{hb}$	40	70	190	Tc	—

#### 6.1.2 Timing spec for Frame Rate = 120Hz

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note	
Frame rate	2D mode	$F_{r6}$	114	120	126	Hz		
Vertical Active Display Term	2D Mode	Total	$T_v$	1090	1125	1395	Th	$T_v=T_{vd}+T_{vb}$
		Display	$T_{vd}$	1080	1080	1080	Th	—
		Blank	$T_{vb}$	10	45	315	Th	—


Horizontal Active Display Term	2D Mode	Total	Th	520	550	670	Tc	Th=Thd+Thb
		Display	Thd	480	480	480	Tc	—
		Blank	Thb	40	70	190	Tc	—

Note (1) Please make sure the range of pixel clock has follow the below equation:


$$F_{clk}(max) \geq Fr_6 \times Tv \times Th$$

$$Fr_5 \times Tv \times Th \geq F_{clk}(min)$$


### INPUT SIGNAL TIMING DIAGRAM



Note (2) The input clock cycle-to-cycle jitter is defined as below figures.  $Trcl = |T_1 - T_1|$




Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (4) LVDS receiver skew margin is defined and shown as below.

### LVDS RECEIVER INTERFACE TIMING DIAGRAM




**6.2 POWER ON/OFF SEQUENCE**

(Ta = 25 ± 2 °C)

**6.2.1 POWER ON/OFF SEQUENCE**

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.

If  $T2 < 0$ , that maybe cause electrical overstress failure.


Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

**7. OPTICAL CHARACTERISTICS**
**7.1 TEST CONDITIONS**

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V <sub>CC</sub>	12V	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Current	I <sub>L</sub>	155	mA

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.




**7.2 OPTICAL SPECIFICATIONS**

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR		3500	5000	-	-	Note (2)
Response Time		Gray to gray			6.5		ms	Note (3)
CenterLuminance of White		L <sub>C</sub>		280	350	-	cd/m <sup>2</sup>	Note (4)
White Variation		δW				1.3	-	Note (6)
Cross Talk		CT		-	-	4	%	Note (5)
Color Chromaticity	Red	R <sub>x</sub>		Viewing angle at normal direction $\theta_x=0^\circ, \theta_y=0^\circ$	Typ.- 0.03	0.646	Typ.+ 0.03	-
		R <sub>y</sub>	0.328			-		
	Green	G <sub>x</sub>	0.297			-		
		G <sub>y</sub>	0.597			-		
	Blue	B <sub>x</sub>	0.150			-		
		B <sub>y</sub>	0.055			-		
	White	W <sub>x</sub>	0.280			-		
		W <sub>y</sub>	0.290			-		
	Correlated color temperature					10000		
Color Gamut		C.G.	-	72	-	%	NTSC	
Viewing Angle	Horizontal	$\theta_{x+}$	CR≥20	80	88	-	Deg.	(1)
		$\theta_{x-}$		80	88	-		
	Vertical	$\theta_{y+}$		80	88	-		
		$\theta_{y-}$		80	88	-		

Note (1) Definition of Viewing Angle ( $\theta_x, \theta_y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80.



Note (2) Definition of Contrast Ratio (CR) :

The contrast ratio can be calculated by the following expression.


$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance of L1023}}{\text{Surface Luminance of L0}}$$

L1023: Luminance of gray level 1023

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.



Note (4) Definition of Luminance of White ( $L_C$ ):

Measure the luminance of gray level 1023 at center point.

$L_C = L(5)$ , where  $L(x)$  is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:


$Y_A$  = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

$Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)



$Y_A$  = Luminance of measured location without gray level 255 pattern (cd/m<sup>2</sup>)


$Y_B$  = Luminance of measured location with gray level 255 pattern (cd/m<sup>2</sup>)



Note (6) Definition of White Variation ( $\delta W$ ):


Measure the luminance of gray level 255 at 5 points

$$\delta W = \text{Maximum} [L(1), L(2), L(3), L(4), L(5)] / \text{Minimum} [L(1), L(2), L(3), L(4), L(5)]$$



**8. DEFINITION OF LABELS**
**8.1 CMI MODULE LABEL**


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V500HK1-LE1

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

Serial ID: X X X X X X Y M D L N N N N



Serial ID includes the information as below:

Manufactured Date:

Year : 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code : Cover all the change

Serial No. : Manufacturing sequence of product

Product Line : 1 → Line1, 2 → Line 2, ...etc.

## 9. Packaging

### 9.1 PACKING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions: 1235(L) X 258 (W) X 751 (H)
- (3) Weight: approximately 56.5 Kg (4 modules per box)

### 9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method







Figure.9-1 packing method

**Sea / Land Transportation  
(40ft HQ Container)**

**Sea / Land Transportation  
(40ft/20ft Container)**

**Air Transportation**

**Figure. 9-2 Packing method**

## 10. PRECAUTIONS

### 10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED will be higher than that of room temperature.

### 10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

### 10.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard
Information Technology equipment	UL	UL60950-1:2006 or Ed.2:2007
	cUL	CAN/CSA C22.2 No.60950-1-03 or 60950-1-07
	CB	IEC60950-1:2005 / EN60950-1:2006
Audio/Video Apparatus	UL	UL60065 Ed.7:2007
	cUL	CAN/CSA C22.2 No.60065-03:2006 + A1:2006
	CB	IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006

If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.

11. MECHANICAL CHARACTERISTIC

