

- Tentative Specification
- Preliminary Specification
- Approval Specification

MODEL NO.: V500HK1

SUFFIX: PS6

Rev .C7

Customer:	
APPROVED BY	SIGNATURE
Name / Title _____	
Note	
<hr/> Please return 1 copy for your confirmation with your signature and comments.	

Approved By	Checked By	Prepared By
Chao-Chun Chung	Carlos Lee	YuYin Tsai

CONTENTS

CONTENTS.....	2
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 MECHANICAL SPECIFICATIONS.....	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT.....	7
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL).....	8
2.3 ELECTRICAL ABSOLUTE RATINGS.....	8
2.3.1 TFT LCD MODULE.....	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD Module.....	9
4. BLOCK DIAGRAM OF INTERFACE	11
4.1 TFT LCD MODULE	11
5. INPUT TERMINAL PIN ASSIGNMENT.....	12
5.1 TFT LCD OPEN CELL	12
5.2 LVDS INTERFACE	18
5.3 COLOR DATA INPUT ASSIGNMENT	19
5.4 FLICKER (Vcom) ADJUSTMENT.....	20
6. INTERFACE TIMING.....	21
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	21
6.1.1 Timing spec for Frame Rate = 50Hz.....	21
6.1.2 Timing spec for Frame Rate = 60Hz.....	22
6.2 POWER ON/OFF SEQUENCE	25
6.3 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON.....	26
7. OPTICAL CHARACTERISTICS.....	27
7.1 TEST CONDITIONS	27
7.2 OPTICAL SPECIFICATIONS	28
8. PRECAUTIONS.....	31

8.1 ASSEMBLY AND HANDLING PRECAUTIONS..... 31

8.2 SAFETY PRECAUTIONS..... 33

9. DEFINITION OF LABELS 34

 9.1 OPEN CELL LABEL..... 34

10 PACKAGING 36

11. MECHANICAL CHARACTERISTIC 38

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 2.0	Dec.11,12	all	all	Approval Specification Ver 2.0 was first issued.



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V500HK1-PS6 is a 50" TFT Liquid Crystal Display product with driver ICs and 2ch-LVDS interface. This product supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit / color). The backlight unit is not built in.

1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Pixels [lines]	1920 × 1080
Active Area [mm]	1095.84(H) × (V) 616.41
Sub-Pixel Pitch [mm]	0.1903(H) × 0.5708(V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	2190
Physical Size [mm]	1122.32 (W) × 668.06(H) × 1.705(D) Typ
Display Mode	Transmissive mode / Normally black
Contrast Ratio	5000:1 Typ. (Typical value measured at CMI's module)
Glass thickness (Array / CF) [mm]	0.5 / 0.5
Viewing Angle (CR>20) (VA Model)	+88/-88(H), +88/-88(V) Typ. (Typical value measured by CMI's module)
Viewing Angle (CR>10) (TN Model)	+80/-80(H), +80/-70(V) Typ. (Typical value measured by CMI's module)
Color Chromaticity	R=(0.661, 0.320) G=(0.263, 0.582) B=(0.135, 0.099) W=(0.297, 0.344) * Please refer to "color chromaticity" in 7.2
Cell Transparency [%]	5.1% Typ. * Please refer to "Center Transmittance" in 7.2
Polarizer Surface Treatment	Anti-Glare coating (Haze 1%)
Rotation Function	Unachievable
Display Orientation	Signal input with "CMI"




1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Weight	-	2190	-	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within $\pm 0.5\text{mm}$ as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position



2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1), (3)
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2), (3)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta ≤ 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can't be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.



2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

Recommended Storage Condition: With shipping package.

Recommended Storage temperature range: 25±5 °C

Recommended Storage humidity range: 50±10%RH

Recommended Shelf life: a month

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

3. ELECTRICAL CHARACTERISTICS



3.1 TFT LCD Module

(Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note	
		Min.	Typ.	Max.			
Power Supply Voltage	V _{CC}	10.8	12	13.2	V	(1)	
Rush Current	I _{RUSH}	—	—	3.06	A	(2)	
Power consumption	White Pattern	P _T	7.2	8.64	W	(3)	
	Black Pattern	P _T	7.2	8.64			
	Heavy Loading pattern	P _T	16.32	19.8			
Power Supply Current	White Pattern	P _T	0.6	0.72	A		
	Black Pattern	P _T	0.6	0.72			
	Heavy Loading pattern	P _T	1.36	1.65			
LVDS interface	Differential Input High Threshold Voltage	V _{LVTH}	+100	—	+300	mV	(4)
	Differential Input Low Threshold Voltage	V _{LVTL}	-300	—	-100	mV	
	Common Input Voltage	V _{CM}	1.0	1.2	1.4	V	
	Differential input voltage (single-end)	V _{ID}	200	—	600	mV	
	Terminating Resistor	R _T	—	100	—	ohm	
CMOS interface	Input High Threshold Voltage	V _{IH}	2.7	—	3.3	V	
	Input Low Threshold Voltage	V _{IL}	0	—	0.7	V	


Note (1) The module should be always operated within the above ranges. The ripple voltage should be controlled under 10% of V_{CC} (Typ.).

Note (2) Measurement condition :




Note (3) The specified power consumption and power supply current is under the conditions at $V_{CC} = 12\text{ V}$, $T_a = 25 \pm 2\text{ }^\circ\text{C}$, $f_v = 120\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Heavy Loading pattern




Note (4) The LVDS input characteristics are as follows:



4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD OPEN CELL

CNF1 Connector Pin Assignment (WF23-400-513C -FCN)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	SCL	I2C Serial Clock(for 3D format selection function)	(12)
3	SDA	I2C Serial Data(for 3D format selection function)	
4	N.C.	No Connection	(1)
5	L/R_O	Output signal for Left Right Glasses control	(9)
6	N.C.	No Connection	(1)
7	SELLVDS	Input signal for LVDS Data Format Selection	(2)(6)
8	N.C.	No Connection	(1)
9	N.C.	No Connection	
10	N.C.	No Connection	
11	GND	Ground	—
12	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	(8)
13	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
14	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
15	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
16	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
17	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	—
19	OCLK-	Odd pixel Negative LVDS differential clock input	(8)
20	OCLK+	Odd pixel Positive LVDS differential clock input	
21	GND	Ground	—
22	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(8)
23	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
24	N.C.	No Connection	
25	N.C.	No Connection	
26	2D/3D	Input signal for 2D/3D Mode Selection	(3)(7)
27	L/R	Input signal for Left Right eye frame synchronous	(4)(7)

28	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	(8)
29	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
30	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
31	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
32	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
33	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	ECLK-	Even pixel Negative LVDS differential clock input.	(8)
36	ECLK+	Even pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(8)
39	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
40	N.C.	No Connection	
41	N.C.	No Connection	
42	LD_EN	Input signal for Local Dimming Enable	(5)(7)
43	N.C.	No Connection	(1)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

CN1 Connector Pin Assignment (LM123S010HTF13Y (UNE) or equivalent)

1	N.C.	No Connection	(1)
2	N.C.	No Connection	
3	N.C.	No Connection	
4	GND	Ground	
5	N.C.	No Connection	(1)
6	L/R_O	Output signal for Left Right Glasses control	(9)
7	N.C.	No Connection	(1)
8	N.C.	No Connection	
9	N.C.	No Connection	
10	N.C.	No Connection	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) 2D/3D mode selection. (2D/3D mode is only controlled by this pin)

L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
H	3D Mode

Note (4) Input signal for left and right eye frame synchronous

L=0V~0.7 V, H=2.7V~3.3 V

L/R	Note
L	Right synchronous signal
H	Left synchronous signal

Note (5) Local dimming enable selection.


L= Connect to GND · H=Connect to +3.3V or Open

LD_EN	Note
L	Local Dimming Disable
H or Open	Local Dimming Enable


LD_EN enable pin should be set in power on stage.

Backlight should be turned off in the period of changing original setting after power on.

Note (6) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including Panel board loading as below.



Note (7) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including Panel board loading as below.



Note (8) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.


Note (9) The definition of L/R_O signal as follows

L= 0V , H= +3.3V


L/R_O	Note
L	Right glass turn on
H	Left glass turn on

Note (10) Please reference Appendix A


Note (11) Currently, we only support line alternative format (1st line is left signal), show as the attached block diagram. In the future, we will support other format



Note (12) LVDS connector pin order defined as below



Note (13) LVDS connector mating dimension range request is 0.93mm~1.0mm as below.




5.2 LVDS INTERFACE


JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA LVDS format



JEIDA LVDS format



5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																							
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	


Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0
Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

5.4 FLICKER (Vcom) ADJUSTMENT

(1) Adjustment Pattern:

Column-inversion pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.



(2) Adjustment method: (Digital V-com)

Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools to adjust Digital V-com. The detail connection and setting instruction, please directly contact with Account FAE or refer CMI Auto V-com adjustment OI. Below items is suggested to be ready before Digital V-com adjustment in customer LCM line.

- a. USB Sensor Board.
- b. Programmable software

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram. (Ta = 25 ± 2 °C)

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	$F_{clk_{in}}$ (=1/TC)	60	74.25	77	MHz	
	Input cycle to cycle jitter	T_{rcj}	-	-	200	ps	(3)
	Spread spectrum modulation range	$F_{clk_{in_mod}}$	$F_{clk_{in}}-2\%$	-	$F_{clk_{in}}+2\%$	MHz	(4)
	Spread spectrum modulation frequency	F_{SSM}	-	-	200	KHz	
LVDS Receiver Data	Receiver Skew Margin	T_{RSKM}	-400	-	400	ps	(5)

6.1.1 Timing spec for Frame Rate = 50Hz

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note	
Frame rate	2D mode	F_{r5}	47	50	53	Hz	(9),(10)	
Vertical Active Display Term	2D Mode	Total	T_v	1115	1125	1380	Th	$T_v=T_{vd}+T_{vb}$
		Display	T_{vd}	1080	1080	1080	Th	-
		Blank	T_{vb}	35	45	300	Th	-
Horizontal Active Display Term	2D Mode	Total	T_h	1050	1100	1150	Tc	$T_h=T_{hd}+T_{hb}$
		Display	T_{hd}	960	960	960	Tc	-
		Blank	T_{hb}	90	140	190	Tc	-


6.1.2 Timing spec for Frame Rate = 60Hz

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note	
Frame rate	2D mode	F_{r6}	57	60	62.5	Hz	(9),(10)	
	3D mode	F_{r6}	60	60	60	Hz	(7),(9),(10)	
Vertical Active Display Term	2D Mode	Total	T_v	1115	1125	1380	Th	$T_v=T_{vd}+T_{vb}$
		Display	T_{vd}	1080	1080	1080	Th	—
		Blank	T_{vb}	35	45	300	Th	—
	3D Mdoe	Total	T_v	1125			Th	(6), (8)
		Display	T_{vd}	1080			Th	
		Blank	T_{vb}	45			Th	
Horizontal Active Display Term	2D Mode	Total	T_h	1050	1100	1150	T_c	$T_h=T_{hd}+T_{hb}$
		Display	T_{hd}	960	960	960	T_c	—
		Blank	T_{hb}	90	140	190	T_c	—
	3D Mdoe	Total	T_h	1050	1100	1150	T_c	$T_h=T_{hd}+T_{hb}$
		Display	T_{hd}	960	960	960	T_c	—
		Blank	T_{hb}	90	140	190	T_c	—

Note (1) Please make sure the range of pixel clock has follow the below equation:

$$F_{clk}(max) \geq Fr6 \times T_v \times T_h$$


$$Fr5 \times T_v \times T_h \geq F_{clk}(min)$$




V_{BP} max : 150 line

Suggest $V_{BP}=V_{FP}=1/2*(V_{total}-V_{display})$


INPUT SIGNAL TIMING DIAGRAM




Note (2) The input clock cycle-to-cycle jitter is defined as below figures. $Trcl = |T_1 - T|$



Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (4) The LVDS timing diagram and the receiver skew margin is defined and shown in following figure.




Note (5) Please fix the Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 120Hz 3D mode

Note (6) In 3D mode, the set up Fr6 in Typ. ±3 Hz .In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)

Note (7) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)


Note (8) The frame-to-frame jitter of the input frame rate is defined as the above figures. $FR_n = FR_{n-1} \pm 1.8\%$.

Note (9) The setup of the frame rate jitter > 1.8% may result in the cosmetic LED backlight symptom but the electric function is not affected.




6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



6.3 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON




- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T₂<0, that maybe cause electrical overstress failure.
- Note (4) T₄ should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) When 2D/3D mode is changed, TCON will insert black pattern internally. During black insertion, TCON would load required optical table and TCON parameter setting. The black insertion time should be longer than 650ms because TCON must recognize 2D or 3D format and set the correct parameter.
- Note (7) Vcc must decay smoothly when power-off.

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	12V±1.2	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Current	I _L	105±6.3	mA

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.



7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Color Chromaticity	Red	Rcx	Viewing Angle at Normal Direction Standard light source "C"	Typ. -0.03	0.661	Typ. +0.03	-	
		Rcy			0.321		-	
	Green	Gcx			0.265		-	
		Gcy			0.581		-	
	Blue	Bcx			0.135		-	
		Bcy			0.100		-	
	White	Wcx			0.296		-	
		Wcy			0.345		-	
Transmittance	T%	$\theta_x=0^\circ, \theta_y=0^\circ$ with CMI module	-	4.9		%	(1),(5)	
Transmittance Variation	δT				1.3		(1),(6)	
Contrast Ratio	CR		3500	5000		-	(1),(3)	
Response Time	Gray to gray	$\theta_x=0^\circ, \theta_y=0^\circ$ with CMI Module	-	9.5	19	ms	(1),(4)	
Transmission direction of the up polarizer	Φ_{up-P}	θ_{x+}	CR \geq 20 With CMI module	-	88	-	Deg.	(1),(2)
		θ_{x-}		-	88	-		
	Vertical	θ_{y+}		-	88	-		
		θ_{y-}		-	88	-		


Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

1. Measure Module's and BLU's spectrum at center point. White and R,G,B are with signal input. BLU (for V500HK1-LS6) is supplied by CMI.
2. Calculate cell's spectrum.
3. Calculate cell's chromaticity by using the spectrum of standard light source "C".

Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.

Note (2) Definition of Viewing Angle (θ_x, θ_y) :

Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R)



Note (3) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance of L1023}}{\text{Surface Luminance of L0}}$$

L1023 : Luminance of gray level 1023

L0 : Luminance of gray level 0

CR = CR (X), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (5).

Note (4) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Note (5) Definition of Transmittance (T%) :

Measure the luminance of gray level 1023 of LCD module and the luminance of BLU at 5 points.

$$\text{Transmittance (T\%)} = \frac{\text{average [L (1), L (2), L (3), L (4), L (5)] of LCD module}}{\text{average [L (1), L (2), L (3), L (4), L (5)] of BLU}} \times 100\%$$

The 5 point is corresponding of the point X at the figure in Note (6).

Note (6) Definition of Transmittance Variation (δT) :


Measure the transmittance at 5 points.

The transmittance of each point can be calculated by the following expression.

$$T (X) = L_{1023} (X) \text{ of LCD module} / \text{Luminance (X) of BLU.}$$

L1023: Luminance of gray level 1023

$$\text{Transmittance Variation } (\delta T) = \frac{\text{Maximum [T (1), T (2), T (3), T (4), T (5)]}}{\text{Minimum [T (1), T (2), T (3), T (4), T (5)]}}$$



8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply improper or unbalanced force such as bending or twisting to open cells during assembly.
- [2] It is recommended to assemble or to install an open cell into a customer's product in clean working areas. The dust and oil may cause electrical short to an open cell or worsen polarizers on an open cell.
- [3] Do not apply pressure or impulse to an open cell to prevent the damage.
- [4] Always follow the correct power-on sequence when an open cell is assembled and turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not design sharp-pointed structure / parting line / tooling gate on the plastic part of a COF (Chip on film), because the burr will scrape the COF.
- [6] If COF would be bended in assemble process, do not place IC on the bending corner.
- [7] The gap between COF IC and any structure of BLU must be bigger than 2 mm. This can prevent the damage of COF IC.
- [8] The bezel opening must have no burr and be smooth to prevent the surface of an open cell scraped.
- [9] The bezel of a module or a TV set can not contact with force on the surface of an open cell. It might cause light leakage or scrape.
- [10] In the case of no FFC or FPC attached with open cells, customers can refer the FFC / FPC drawing and buy them by self.
- [11] It is important to keep enough clearance between customers' front bezel/backlight and an open cell. Without enough clearance, the unexpected force during module assembly procedure may damage an open cell.
- [12] Do not plug in or unplug an I/F (interface) connector while an assembled open cell is in operation.
- [13] Use a soft dry cloth without chemicals for cleaning, because the surface of the polarizer is very soft and easily scratched.
- [14] Moisture can easily penetrate into an open cell and may cause the damage during operation.
- [15] When storing open cells as spares for a long time, the following precaution is necessary.
 - [15.1] Do not leave open cells in high temperature and high humidity for a long time. It is highly recommended to store open cells in the temperature range from 0 to 35°C at normal humidity without condensation.
 - [15.2] Open cells shall be stored in dark place. Do not store open cells in direct sunlight or fluorescent light environment.
- [16] When ambient temperature is lower than 10°C, the display quality might be reduced.
- [17] Unpacking (Cartons/Tray plates) in order to prevent open cells broken:
 - [17.1] Moving tray plates by one operator may cause tray plates bent which may induce open cells broken. Two operators carry one carton with their two hands. Do not throw cartons/tray plates, avoid any impact on cartons/tray plates, and put down & pile cartons/tray plates gently.
 - [17.2] A tray plate handled with unbalanced force may cause an open cell damaged. Trays should be completely put on a flat platform.
 - [17.3] To prevent open cells broken, tray plates should be moved one by one from a plastic bag.

- [17.4] Please follow the packing design instruction, such as the maximum number of tray stacking to prevent the deformation of tray plates which may cause open cells broken.
- [17.5] To prevent an open cell broken or a COF damaged on a tray, please follow the instructions below:
 - [17.5.1] Do not peel a polarizer protection film of an open cell off on a tray
 - [17.5.2] Do not install FFC or LVDS cables of an open cell on a tray
 - [17.5.3] Do not press the surface of an open cell on a tray.
 - [17.5.4] Do not pull X-board when an open cell placed on a tray.
- [18] Unpacking (Hard Box) in order to prevent open cells broken:
 - [18.1] Moving hard boxes by one operator may cause hard boxes fell down and open cells broken by abnormal methods. Two operators carry one hard box with their two hands. Do handle hard boxes carefully, such as avoiding impact, putting down, and piling up gently.
 - [18.2] To prevent hard boxes sliding from carts and falling down, hard boxes should be placed on a surface with resistance.
 - [18.3] To prevent an open cell broken or a COF damaged in a hard box, please follow the instructions below:
 - [18.3.1] Do not peel a polarizer protection film of an open cell off in a hard box.
 - [18.3.2] Do not install FFC or LVDS cables of an open cell in a hard box.
 - [18.3.3] Do not press the surface of an open cell in a hard box.
 - [18.3.4] Do not pull X-board when an open cell placed in a hard box.
- [19] Handling - In order to prevent open cells, COFs , and components damaged:
 - [19.1] The forced displacement between open cells and X-board may cause a COF damaged. Use a fixture tool for handling an open cell to avoid X-board vibrating and interfering with other components on a PCBA & a COF.
 - [19.2] To prevent open cells and COFs damaged by taking out from hard boxes, using vacuum jigs to take out open cells horizontally is recommended.
 - [19.3] Improper installation procedure may cause COFs of an open cell over bent which causes damages. As installing an open cell on a backlight or a test jig, place the bottom side of the open cell first on the backlight or the test jig and make sure no interference before fitting the open cell into the backlight/the test jig.
 - [19.4] Handle open cells one by one.
- [20] Avoid any metal or conductive material to contact PCB components, because it could cause electrical damage or defect.

8.2 SAFETY PRECAUTIONS

- [1] If the liquid crystal material leaks from the open cell, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [2] After the end of life, open cells are not harmful in case of normal operation and storage.

9. DEFINITION OF LABELS

9.1 OPEN CELL LABEL

The barcode nameplate is pasted on each open cell as illustration for CMI internal contro





Figure.9-1 Serial No. Label on SPWB

Model Name : V500HK1-PS6

Revision : Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

Serial ID : XXXXXXXYMDLNNNN



Serial ID includes the information as below:

Manufactured Date :

Year: 2010=0, 2011=1,2012=2...etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code : Cover all the change

Serial No.: Manufacturing sequence of product





Figure.9-2 Panel ID Label on Cell

Panel ID Label includes the information as below:

Panel ID: T X X X X X X X X X X



10 PACKAGING

10.1 PACKING SPECIFICATIONS

- (1) 8 LCD TV Panels / 1 Box
- (2) Box dimensions : 1320 (L) X910 (W) X99 (H)mm
- (3) Weight : approximately 38 Kg (8 panels per box)
- (4) 80 LCD TV Panels / 1 Group

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method






Figure.10-1 packing method

Sea / Land Transportation

Air Transportation




(10+1) Box/pallet




(10+1) Box/pallet

Figure.10-2 packing method

11. MECHANICAL CHARACTERISTIC





Appendix A

Local Dimming demo function

A.1 I2C address and write command

Device address: 0xe0

Register address: 0x65

Command data: 0x16 0x00 0x00 0x00 0x00 0x00: Local Dimming demo mode OFF (Note 1)

0x16 0x00 0x00 0x00 0x00 0x01 : Local Dimming demo mode ON (Demo in right half screen) (Note 2)

Preamble data: 0x26 0x38

I2C data:


	Device Address		Preamble data		Preamble data	
START	11100000 (0xE0)	ACK	00100110 (0x26)	ACK	00111000 (0x38)	ACK

Register Address		Command Data		Command Data	
01100101 (0x65)	ACK	00010110 (0x16)	ACK	00000000 (0x00)	ACK

Command Data		Command Data		Command Data	
00000000 (0x00)	ACK	00000000 (0x00)	ACK	00000000 (0x00)	ACK

Command Data	
00000001 (0x01)	STOP

Note 1: Local Dimming demo OFF



Note 2: Local Dimming demo ON



A.2 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t_{SU-STA}	Start setup time	250	-	ns
t_{HD-STA}	Start hold time	250	-	ns
t_{SU-DAT}	Data setup time	80	-	ns
t_{HD-DAT}	Data hold time	0	-	ns
t_{SU-STO}	Stop setup time	250	-	ns
t_{BUF}	Time between Stop condition and next Start condition	500	-	ns

