■ Tentative Specification
☐ Preliminary Specification
☐ Approval Specification

MODEL NO.: V500HK2

SUFFIX: PS1

Rev. A1

Customer:

APPROVED BY SIGNATURE

Name / Title _____ _____

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By
Chao-Chun Chung	Carlos Lee	HT Hung

CONTENTS

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 0.0	11/19, 2012	All	All	Tentative Specification Ver 0.0 was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V500HK2-PS1 is a 50″ TFT Liquid Crystal Display product with driver ICs and 2ch-LVDS interface. This product supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit /color). The backlight unit is not built in.

1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Pixels [lines]	1920 × 1080
Active Area [mm]	1095.84(H) x (V) 616.41
Sub-Pixel Pitch [mm]	0.21(H) x 0.63(V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	2080
Physical Size [mm]	1105.84 (W) x 663.66(H) x(1.305/2.8) Typ. (Panel /PCBA+Connector)
Display Mode	Transmissive mode / Normally black
Contrast Ratio	5000:1 Typ. (Typical value measured at CMI's module)
Glass thickness (Array / CF) [mm]	0.5 / 0.5
Viewing Angle (CR>20) (VA Model)	+88/-88(H),+88/-88(V) Typ. (Typical value measured by CMI's module)
Color Chromaticity	R=(0.661, 0.324) G=(0.274, 0.594) B=(0.133, 0.166) W=(0.304, 0.357) * Please refer to "color chromaticity" in in 7.2
Cell Transparency [%]	6.7%Typ. * Please refer to "Center Transmittance" in 7.2
Polarizer Surface Treatment	Anti-Glare coating (Haze 1%)
Rotation Function	Unachievable
Display Orientation	Signal input with "CMI"



1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Weight	-	2080	-	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within ± 0.5mm as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position



2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T_{ST}	-20	+60	ºC	(1), (3)
Operating Ambient Temperature	T_{OP}	0	50	ºC	(1), (2), (3)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta ≦ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 ºC. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can't be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.



2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

Recommended Storage Condition: With shipping package.

Recommended Storage temperature range: 25±5 ℃

Recommended Storage humidity range: 50±10%RH

Recommended Shelf life: a month

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD Module

(Ta = 25 ± 2 ºC)

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V_{CC}	10.8	12	13.2	V	(1)
Rush Current		I_{RUSH}	—	—	3	A	(2)
Power consumption	White Pattern	P_T	—	13.68	16.2	W	(3)
	Black Pattern	P_T	—	13.56	16.08		
	Heavy Loading pattern Ex: Horizontal Strip (by cell and platform)		—	26.4	32.4		
Power Supply Current	White Pattern	P_T	—	1.14	1.35	A	
	Black Pattern	P_T	—	1.13	1.34		
	Heavy Loading pattern Ex: Horizontal Strip (by cell and platform)	P_T	—	2.2	2.7		
LVDS interface	Differential Input High Threshold Voltage	V_{LVTH}	+100	—	+300	mV	(4)
	Differential Input Low Threshold Voltage	V_{LVTL}	-300	—	-100	mV	
	Common Input Voltage	V_{CM}	1.0	1.2	1.4	V	
	Differential input voltage (single-end)	$\lvert V_{ID} \rvert$	200	—	600	mV	
	Terminating Resistor	R_T	—	100	—	ohm	
CMOS interface	Input High Threshold Voltage	V_{IH}	2.7	—	3.3	V	
	Input Low Threshold Voltage	V_{IL}	0	—	0.7	V	

Note (1) The module should be always operated within the above ranges. The ripple voltage should be controlled under 10% of Vcc (Typ.).

Note (2) Measurement condition :





Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, f_v = 120 Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern



Active Area

b. Black Pattern

Active Area

c. Heavy Loading pattern: Ex Horizontal Strip



Note (4) The LVDS input characteristics are as follows:



4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD OPEN CELL

CN400 Connector Pin Assignment(FI-RE51S-HF-CM-R1500(JAE)

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	PWM_DIMMING_OUT4	PWM4 output for scanning control	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	LO[0]-	Odd pixel Negative LVDS differential data input. Channel 0	(4)
11	LO[0]+	Odd pixel Positive LVDS differential data input. Channel 0	
12	LO[1]-	Odd pixel Negative LVDS differential data input. Channel 1	
13	LO[1]+	Odd pixel Positive LVDS differential data input. Channel 1	
14	LO[2]-	Odd pixel Negative LVDS differential data input. Channel 2	
15	LO[2]+	Odd pixel Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	LOCLK-	Odd pixel Negative LVDS differential clock input.	(4)
18	LOCLK+	Odd pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	LO[3]-	Odd pixel Negative LVDS differential data input. Channel 3	(4)
21	LO[3]+	Odd pixel Positive LVDS differential data input. Channel 3	
22	LO[4]-	Odd pixel Negative LVDS differential data input. Channel 4	
23	LO[4]+	Odd pixel Positive LVDS differential data input. Channel 4	
24	GND	Ground	
25	LE[0]-	Even pixel Negative LVDS differential data input. Channel 0	(4)
26	LE[0]+	Even pixel Positive LVDS differential data input. Channel 0	
27	LE[1]-	Even pixel Negative LVDS differential data input. Channel 1	

28	LE[1]+	Even pixel Positive LVDS differential data input. Channel 1	
29	LE[2]-	Even pixel Negative LVDS differential data input. Channel 2	(4)
30	LE[2]+	Even pixel Positive LVDS differential data input. Channel 2	
31	GND	Ground	
32	LECLK-	Even pixel Negative LVDS differential clock input.	(4)
33	LECLK+	Even pixel Positive LVDS differential clock input.	
34	GND	Ground	
35	LE[3]-	Even pixel Negative LVDS differential data input. Channel 3	(4)
36	LE[3]+	Even pixel Positive LVDS differential data input. Channel 3	
37	LE[4]-	Even pixel Negative LVDS differential data input. Channel 4	
38	LE[4]+	Even pixel Positive LVDS differential data input. Channel 4	
39	GND	Ground	
40	TCON_SCL__IN	I2C Bus of TCON	
41	REF_SYNC_IN	Shop Mode Sync	
42	BT_SYNC_OUT	BT Sync	
43	TCON_I2C_EN	Bus Switch Enable	
44	TCON_SDA_IN	I2C Bus of TCON	
45	PWM_DIMMING_OUT2	PWM2 output for scanning control	
46	PWM_DIMMING_OUT3	PWM3 output for scanning control	
47	FRC_SCL	I2C Bus of FRC	
48	PWM_DIMMING_OUT1	PWM1 output for scanning control	
49	FRC_SDA	I2C Bus of FRC	
50	MAIN_CHECK	TCON Board Stand Alone Mode	
51	AGING_EN.	TCON Aging Enable	

Note (1) Reserved for internal use. Please leave it open.

Note (2) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including Panel board loading as below.



Note (3) Interface optional pin has internal scheme as following diagram.

Customer should keep the interface voltage level requirement which including Panel board loading as below.



Note (4) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (5) LVDS connector pin order defined as below



Note (7) LVDS connector mating dimension range request is 0.93mm~1.0mm as below.



5.2 LVDS INTERFACE

JEDIA LVDS format



5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color		Data Signal																							
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

5.4 FLICKER (Vcom) ADJUSTMENT

(1) Adjustment Pattern:

Column-inversion pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.

Frame N



Frame N+1



(2) Adjustment method: (Digital V-com / Gamma)

Programmable memory IC is used for Digital V-com(Gamma) adjustment in this model. CMI provide Auto Vcom(Auto Gamma) tools to adjust Digital V-com(Gamma).The detail connection and setting instruction, please directly contact with Account FAE or refer CMI Auto V-com(Auto Gamma) adjustment OI. Below items is suggested to be ready before Digital V-com(Gamma) adjustment in customer LCM line.

a. USB Sensor Board.

b. Programmable software

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 ºC)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	F_{clkin} (=1/TC)	60	74.25	77	MHz	
	Input cycle to cycle jitter	T_{rcl}	-	-	200	ps	(2)
	Spread spectrum modulation range	F_{clkin_mod}	F_{clkin}-2%	-	F_{clkin}+2%	MHz	(3)
	Spread spectrum modulation frequency	F_{SSM}	-	-	200	KHz	
LVDS Receiver Data	Receiver Skew Margin	T_{RSKM}	-400	-	400	ps	(4)

6.1.1 Timing spec for Frame Rate = 50Hz

Signal	Item		Symbol	Min.	Typ.	Max.	Unit	Note
Frame rate	2D mode		F_{r5}	47	50	53	Hz	(8),(9)
Vertical Active Display Term	2D Mode	Total	Tv	1115	1125	1380	Th	Tv=Tvd+Tvb
		Display	Tvd	1080	1080	1080	Th	—
		Blank	Tvb	35	45	300	Th	—
Horizontal Active Display Term	2D Mode	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
		Display	Thd	960	960	960	Tc	—
		Blank	Thb	90	140	190	Tc	—

6.1.2 Timing spec for Frame Rate = 60Hz

Signal	Item		Symbol	Min.	Typ.	Max.	Unit	Note
Frame rate	2D mode		F_{r6}	57	60	62.5	Hz	(8),(9)
	3D mode		F_{r6}	60	60	60	Hz	(6),(8),(9)
Vertical Active	2D Mode	Total	Tv	1115	1125	1380	Th	Tv=Tvd+Tvb
		Display	Tvd	1080	1080	1080	Th	—

Display Term		Blank	Tvb	35	45	300	Th	—
	3D Mdoe	Total	Tv	1125			Th	(5), (7)
		Display	Tvd	1080			Th	
		Blank	Tvb	45			Th	
Horizontal Active Display Term	2D Mode	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
		Display	Thd	960	960	960	Tc	—
		Blank	Thb	90	140	190	Tc	—
	3D Mdoe	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
		Display	Thd	960	960	960	Tc	—
		Blank	Thb	90	140	190	Tc	—

Note (1) Please make sure the range of pixel clock has follow the below equation:

Fclkin(max) ≧ Fr6 ╳ Tv ╳ Th

Fr5 ╳ Tv ╳ Th ≧ Fclkin(min)



VBP max : 150 line

Suggest VBP=VFP=1/2*(Vtotal-Vsidplay)



Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = | T_1 – T |



Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (4) The LVDS timing diagram and the receiver skew margin is defined and shown in following figure.



Note (5) Please fix the Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 60Hz 3D mode

Note (6) In 3D mode, the set up Fr6 in Typ. ±3 Hz .In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)

Note (7) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)

Note (8) The frame-to-frame jitter of the input frame rate is defined as the above figures. FRn = FRn-1 ± 1.8%.

Note (9) The setup of the frame rate jitter > 1.8% may result in the cosmetic LED backlight symptom but the electric function is not affected.



6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V_{CC}	12V±1.2	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	I_L	115	mA

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.



7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Color Chromaticity	Red	Rcx	θ_x=0°, θ_Y =0° Viewing Angle at Normal Direction Standard light source "C"	Typ. -0.03	0.661	Typ. +0.03	-	(0)
		Rcy			0.324		-	
	Green	Gcx			0.274		-	
		Gcy			0.594		-	
	Blue	Bcx			0.133		-	
		Bcy			0.116		-	
	White	Wcx			0.304		-	
		Wcy			0.357		-	
Transmittance		T%	θ_x=0°, θ_Y =0° with CMI module	-	6.7		%	(1),(5)
Transmittance Variation		δT				1.3		(1),(6)
Contrast Ratio		CR			5000	-	-	(1),(3)
Response Time		Gray to gray	θ_x=0°, θ_Y =0° with CMI Module	-	6	12	ms	(1),(4)
Viewing Angle	Horizontal	θ_x+	CR≥20 With CMI module	-	88	-	Deg.	(1),(2)
		θ_x-		-	88	-		
	Vertical	θ_Y+		-	88	-		
		θ_Y-		-	88	-		
Transmission direction of the up polarizer		$\Phi_{up\text{-}P}$	-	-	90	-	Deg.	(7)

Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following :

1. Measure Module's and BLU's spectrum at center point. White and R,G,B are with signal input. BLU (for V500HK2-LS5) is supplied by CMI.
2. Calculate cell's spectrum.
3. Calculate cell's chromaticity by using the spectrum of standard light source "C".

Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.

Note (2) Definition of Viewing Angle (θx, θy) :

Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R)



Note (3) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance of L1023}}{\text{Surface Luminance of L0}}$$

L1023 : Luminance of gray level 1023

L0 : Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (5).

Note (4) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Note (5) Definition of Transmittance (T%) :

Measure the luminance of gray level 255 at 5 points of LCD module.

$$\text{Transmittance (T\%)} = \frac{\text{average [L (1), L (2), L (3), L (4), L (5)] of LCD module}}{\text{average [L (1), L (2), L (3), L (4), L (5)] of BLU}} \times 100\%$$

The 5 point is corresponding of the point X at the figure in Note (6).

Note (6) Definition of Transmittance Variation (δT) : (VA Model)

Measure the transmittance at 5 points.

The transmittance of each point can be calculated by the following expression.

T (X) = L255 (X) of LCD module / Luminance (X) of BLU.

L255: Luminance of gray level 255

$$\text{Transmittance Variation (}\delta T\text{)} = \frac{\text{Maximume [T (1), T (2), T (3), T (4), T (5)]}}{\text{Minimum [T (1), T (2), T (3), T (4), T (5)]}}$$



Note (7) This is a reference for designing the shutter glasses of 3D application. (VA Case)

Definition of the transmission direction of the up polarizer ($\Phi_{up\text{-}P}$) on LCD Module:



Up Polarizer

The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.



8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

[1] Do not apply improper or unbalanced force such as bending or twisting to open cells during assembly.

[2] It is recommended to assemble or to install an open cell into a customer's product in clean working areas. The dust and oil may cause electrical short to an open cell or worsen polarizers on an open cell.

[3] Do not apply pressure or impulse to an open cell to prevent the damage.

[4] Always follow the correct power-on sequence when an open cell is assembled and turned on. This can prevent the damage and latch-up of the CMOS LSI chips.

[5] Do not design sharp-pointed structure / parting line / tooling gate on the plastic part of a COF (Chip on film), because the burr will scrape the COF.

[6] If COF would be bended in assemble process, do not place IC on the bending corner.

[7] The gap between COF IC and any structure of BLU must be bigger than 2 mm. This can prevent the damage of COF IC.

[8] The bezel opening must have no burr and be smooth to prevent the surface of an open cell scraped.

[9] The bezel of a module or a TV set can not contact with force on the surface of an open cell. It might cause light leakage or scrape.

[10] In the case of no FFC or FPC attached with open cells, customers can refer the FFC / FPC drawing and buy them by self.

[11] It is important to keep enough clearance between customers' front bezel/backlight and an open cell. Without enough clearance, the unexpected force during module assembly procedure may damage an open cell.

[12] Do not plug in or unplug an I/F (interface) connector while an assembled open cell is in operation.

[13] Use a soft dry cloth without chemicals for cleaning, because the surface of the polarizer is very soft and easily scratched.

[14] Moisture can easily penetrate into an open cell and may cause the damage during operation.

[15] When storing open cells as spares for a long time, the following precaution is necessary.

[15.1] Do not leave open cells in high temperature and high humidity for a long time. It is highly recommended to store open cells in the temperature range from 0 to 35℃ at normal humidity without condensation.

[15.2] Open cells shall be stored in dark place. Do not store open cells in direct sunlight or fluorescent light environment.

[16] When ambient temperature is lower than 10ºC, the display quality might be reduced.

[17] Unpacking (Cartons/Tray plates) in order to prevent open cells broken:

[17.1] Moving tray plates by one operator may cause tray plates bent which may induce open cells broken. Two operators carry one carton with their two hands. Do not throw cartons/tray plates, avoid any impact on cartons/tray plates, and put down & pile cartons/tray plates gently.

[17.2] A tray plate handled with unbalanced force may cause an open cell damaged. Trays should be completely put on a flat platform.

[17.3] To prevent open cells broken, tray plates should be moved one by one from a plastic bag.

[17.4] Please follow the packing design instruction, such as the maximum number of tray stacking to prevent the deformation of tray plates which may cause open cells broken.

[17.5] To prevent an open cell broken or a COF damaged on a tray, please follow the instructions below:

[17.5.1] Do not peel a polarizer protection film of an open cell off on a tray

[17.5.2] Do not install FFC or LVDS cables of an open cell on a tray

[17.5.3] Do not press the surface of an open cell on a tray.

[17.5.4] Do not pull X-board when an open cell placed on a tray.

[18] Unpacking (Hard Box) in order to prevent open cells broken:

[18.1] Moving hard boxes by one operator may cause hard boxes fell down and open cells broken by abnormal methods. Two operators carry one hard box with their two hands. Do handle hard boxes carefully, such as avoiding impact, putting down, and piling up gently.

[18.2] To prevent hard boxes sliding from carts and falling down, hard boxes should be placed on a surface with resistance.

[18.3] To prevent an open cell broken or a COF damaged in a hard box, please follow the instructions below:

[18.3.1] Do not peel a polarizer protection film of an open cell off in a hard box.

[18.3.2] Do not install FFC or LVDS cables of an open cell in a hard box.

[18.3.3] Do not press the surface of an open cell in a hard box.

[18.3.4] Do not pull X-board when an open cell placed in a hard box.

[19] Handling – In order to prevent open cells, COFs , and components damaged:

[19.1] The forced displacement between open cells and X-board may cause a COF damaged. Use a fixture tool for handling an open cell to avoid X-board vibrating and interfering with other components on a PCBA & a COF.

[19.2] To prevent open cells and COFs damaged by taking out from hard boxes, using vacuum jigs to take out open cells horizontally is recommended.

[19.3] Improper installation procedure may cause COFs of an open cell over bent which causes damages. As installing an open cell on a backlight or a test jig, place the bottom side of the open cell first on the backlight or the test jig and make sure no interference before fitting the open cell into the backlight/the test jig.

[19.4] Handle open cells one by one.

[20] Avoid any metal or conductive material to contact PCB components, because it could cause electrical damage or defect.

8.2 SAFETY PRECAUTIONS

[1] If the liquid crystal material leaks from the open cell, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

[2] After the end of life, open cells are not harmful in case of normal operation and storage.

9. DEFINITION OF LABELS

9.1 OPEN CELL LABEL

The barcode nameplate is pasted on each open cell as illustration for CMI internal contro



Figure.9-1 Serial No. Label on SPWB

Model Name : V500HK2-PS1

Revision : Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.

Serial ID : X X X X X X Y M D L N N N N



Serial ID includes the information as below:

Manufactured Date :

Year: 2010=0, 2011=1,2012=2…etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code : Cover all the change

Serial No.: Manufacturing sequence of product



Figure.9-2 Panel ID Label on Cell

Panel ID Label includes the information as below:

Panel ID: T X X X X X X X X X X



10. PACKAGING

10.1 PACKING SPECIFICATIONS

(1) 13 LCD TV Panels / 1 Box

(2) Box dimensions : 1260 (L) X 810(W) X 97.5 (H)

(3) Weight : approximately 38Kg (13 panels per box)

(4) 130 LCD TV Panels / 1 Group

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method



Figure.10-1 packing method

Sea & Land Transportation
(40ft/40ft HQ Container)



(10 Box / Pallet) + (10 Box / Pallet)

Air Transportation



10 Box / Pallet

Figure.10-2 packing method

11. MECHANICAL CHARACTERISTIC





Appendix A

Local Dimming demo function

A.1 I2C address and write command

Device address: 0xe0

Register address: 0x65

Command data: 0x16 0x00 0x00 0x00 0x00 0x00: Local Dimming demo mode OFF (Note 1)

0x16 0x00 0x00 0x00 0x00 0x01 : Local Dimming demo mode ON (Demo in right half screen) (Note 2)

Preamble data: 0x26 0x38

I2C data:

	Device Address		Preamble data		Preamble data	
START	11100000 (0xE0)	ACK	00100110 (0x26)	ACK	00111000 (0x38)	ACK

	Register Address		Command Data		Command Data	
	01100101 (0x65)	ACK	00010110 (0x16)	ACK	00000000 (0x00)	ACK

	Command Data		Command Data		Command Data	
	00000000 (0x00)	ACK	00000000 (0x00)	ACK	00000000 (0x00)	ACK

	Command Data	
	00000001 (0x01)	STOP

Note 1: Local Dimming demo OFF



Note 2: Local Dimming demo ON



A.2 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t_{SU-STA}	Start setup time	250	-	ns
t_{HD-STA}	Start hold time	250	-	ns
t_{SU-DAT}	Data setup time	80	-	ns
t_{HD-DAT}	Data hold time	0	-	ns
t_{SU-STO}	Stop setup time	250	-	ns
t_{BUF}	Time between Stop condition and next Start condition	500	-	ns