

# V53C464A FAMILY HIGH PERFORMANCE, LOW POWER 64K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM

HIGH PERFORMANCE V53C464A	60/60L	70/70L	80/80L	10/10L
Max. RAS Access Time, (t <sub>RAC</sub> )	60 ns	70 ns	80 ns	100 ns
Max. Column Address Access Time, (t <sub>CAA</sub> )	30 ns	35 ns	40 ns	45 ns
Min. Fast Page Mode Cycle Time, (t <sub>PC</sub> )	45 ns	50 ns	55 ns	65 ns
Min. Read-Write Cycle Time, (t <sub>RC</sub> )	115 ns	130 ns	145 ns	175 ns
LOW POWER V53C464AL	60L	70L	80L	10L
Max. CMOS Standby Current, (I <sub>DD6</sub> )	1.2 mA	1.2 mA	1.2 mA	1.2 mA

#### Features

- Low power dissipation for V53C464A-10
  - · Operating Current—65 mA max.
  - TTL Standby Current—3.5 mA max.
- Low CMOS Standby Current
  - V53C464A—3 mA max.
  - V53C464AL—1.2 mA max.
- Read-Modify-Write, RAS-only Refresh, CASbefore-RAS Refresh capability
- Fast Page Mode operation for a sustained data rate greater than 21 MHz
- 256 Refresh cycles/4 ms
- Standard packages are 18 pin Plastic DIP and 18 pin PLCC

#### Description

The Vitelic V53C464A is a high speed 65,536 x 4 bit CMOS dynamic random access memory. Fabricated with Vitelic's VICMOS III technology, the V53C464A offers a combination of size and features unattainable with NMOS technology: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current and, on request extended

refresh for very low data retention power (V53C464AL).

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random access of up to 256 (x4) bits within a row with cycle times as short as 45 ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the V53C464A ideally suited for graphics, digital signal processing and high performance computing systems.


The V53C464AL-10 offers a maximum data retention power of 10 mW when operating in CMOS standby mode and performing RAS-only or CAS-before-RAS refresh cycles. For selected V53C464AL devices with Refresh Interval longer than 4 ms, consult the factory.


#### **Device Usage Chart**

Operating	Package	Outline		Access	Time (ns)		Pov	wer	_
Temperature Range	Р	J	60	70	80	100	Low	Std.	Temperature Mark
0°C to 70°C	•	•	•	•	1.	7.	•	•	Blank


V53C464A Rev. 00 June 1990









### 18 Lead Plastic DIP PIN CONFIGURATION Top View



### 18 Lead PLCC Package PIN CONFIGURATION Top View



#### LOGIC SYMBOL



#### Absolute Maximum Ratings\*

Ambient Temperature
Under Bias10°C to +80°C
Storage Temperature (plastic)55°C to +125°C
Voltage on any Pin Except V <sub>DD</sub>
Relative to $V_{cc}$ –1.0V to +7.0 V
Voltage on V <sub>DD</sub> relative to V <sub>SS</sub> 1.0V to +7.0 V
Data Out Current50 mA
Power Dissipation1.0 W

<sup>\*</sup>Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

### Capacitance\*

 $T_A = 25^{\circ}C, V_{DD} = 5 V \pm 10\%, V_{SS} = 0 V$ 


Symbol	Parameter	Тур.	Max.	Unit
C <sub>IN1</sub>	Address	3	4	рF
C <sub>IN2</sub>	RAS, CAS, WE, OE	4	5	рF
C <sub>OUT</sub>	I/O	4	6	pF

<sup>\*</sup>Note: Capacitance is sampled and not 100% tested



### **Block Diagram**

64K x 4





**DC and Operating Characteristics** (1-2)  $T_{A} = 0^{\circ}\text{C to } 70^{\circ}\text{C}, \ V_{DD} = 5 \text{ V} \pm 10^{\circ}\text{M}, \ V_{SS} = 0 \text{ V}, \text{ unless otherwise specified.}$ 

		:	V53C	464A	V53C	464AL		Test Conditions	Notes
Symbol	Parameter	Access Time	Min.	Max.	Min.	Max.	Unit	rest Conditions	Notes
I <sub>LI</sub>	Input Leakage Current (any input pin)		-10	10	-10	10	μА	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	
lLO	Output Leakage Current (for High-Z State)		-10	10	10	10	μА	$\frac{V_{SS}}{RAS} \le \frac{V_{OUT}}{CAS} \le V_{DD}$	
		60		80		80			
1	V <sub>DD</sub> Supply Current,	70		75		75			
DD1	Operating	80		70	· ·	70	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	1,2
	oporag	100		65		65		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
l <sub>DD2</sub>	V <sub>DD</sub> Supply Current, TTL Standby			3.5		2.0	mA	RAS, CAS at V <sub>IH</sub> other inputs ≥ V <sub>SS</sub>	
		60		80		80			
1	V Supply Current	70		75		75			
DD3	V <sub>DD</sub> Supply Current, RAS-Only Refresh	80		65		65	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	2
	HAS-Only Helican	100		55		55		no no	
		60		50		50			
1	V <sub>DD</sub> Supply Current,	70		45		45			1
I <sub>DD4</sub>	Fast Page Mode	80		40		40	mA	Minimum Cycle	1,2
	Operation	100		35		35			
I <sub>DD5</sub>	V <sub>DD</sub> Supply Current, Standby, Output Enabled			4		2.5	mA	RAS=V <sub>IH</sub> , CAS=V <sub>IL</sub> other inputs ≥ V <sub>SS</sub>	1
I <sub>DD6</sub>	V <sub>DD</sub> Supply Current, CMOS Standby			3		1.2	mA	$\overline{RAS} \ge V_{DD}^{} -0.2 \text{ V},$ $\overline{CAS}$ at $V_{IH}^{}$ , other inputs $\ge V_{SS}^{}$	
	Input Low Voltage		-1	0.8	-1	0.8	٧		3
v <sub>IH</sub>	Input High Voltage		2.4	V <sub>DD</sub> +1	2.4	V <sub>DD</sub> +1	V		3
V <sub>OL</sub>	Output Low Voltage			0.4		0.4	v	I <sub>OL</sub> = 4.2 mA	
v <sub>OH</sub>	Output High Voltage		2.4		2.4		V	1 <sub>OH</sub> = -5 mA	



# AC Characteristics

 $T_A$  = 0°C to 70°C,  $V_{DD}$  = 5 V ±10%,  $V_{SS}$  = 0 V, unless otherwise noted AC Test conditions, input pulse levels 0 to 3 V

#	JEDEC	Symbol	bol Parameter 60/60L 70/70L		70L	80/	80L	10/10L		Unit	Notes		
	Symbol	Syllibol	Faranteler	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	RAS Pulse Width	60	75K	70	75K	80	75K	100	75K	ns	
2	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Read or Write Cycle Time	115		130		145		175		ns	
3	t <sub>RH2RL2</sub>	t <sub>RP</sub>	RAS Precharge Time	45		50		55		65		ns	
4	t <sub>RL1CH1</sub>	t <sub>CSH</sub>	CAS Hold Time	60		70		80		100		ns	
5	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	CAS Pulse Width	20		25		30		35		ns	
6	t <sub>RL1CL1</sub>	<sup>t</sup> RCD	RAS to CAS Delay	20	40	25	45	25	50	25	65	ns	4
7	twH2CL2	t <sub>RCS</sub>	Read Command Setup Time	0		0		0		0		ns	
8	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0		0		0		0		ns	
9	t <sub>RL1AX</sub>	<sup>t</sup> RAH	Row Address Hold Time	10		15		15		15		ns	
10	t <sub>AVCL2</sub>	<sup>‡</sup> ASC	Column Address Setup Time	0		0		0		0		ns	
11	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	10		15		15		20		ns	
12	t <sub>CL1RH1(R)</sub>	t <sub>RSH(R)</sub>	RAS Hold Time (Read Cycle)	20		25		30		35		ns	
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	10		15		15		15		ns	
14	t <sub>CH2WX</sub>	<sup>t</sup> RCH	Read Command Hold Time Referenced to CAS	5		5		5		5		ns	5
15	t <sub>RH2WX</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	5		5		5		5		ns	5
16	t <sub>OEL1RH2</sub>	<sup>t</sup> ROH	RAS Hold Time Referenced to OE	15		15		20		25		ns	
17	t <sub>GL1QV</sub>	t <sub>OAC</sub>	Access Time from OE		15	-	15		20		25	ns	
18	t <sub>CL1QV</sub>	t <sub>CAC</sub>	Access Time from CAS		20		25		30		35	ns	6,7
19	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from RAS		60		70		80		100	ns	6,8,9
20	t <sub>AVQV</sub>	<sup>1</sup> CAA	Access Time from Column Address		30		35		40		45	ns	6,7,10



# AC Characteristics (Cont'd.)

				60/	60L	70/	70L	80/80L		10/	10L_	Unit	Notes
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max.		Min. Max.		Olin	
21	t <sub>CL1QX</sub>	t <sub>LZ</sub>	OE or CAS to Low-Z Output	0		0		0		0		ns	17
22	t <sub>CH2QZ</sub>	t <sub>HZ</sub>	OE or CAS to High-Z Output	0	10	0	15	0	20	0	25	ns	17
23	<sup>t</sup> RL1AX	t <sub>AR</sub>	Column Address Hold Time from RAS	50		55		60		70		ns	
24	t <sub>RL1AV</sub>	t <sub>RAD</sub>	RAS to Column Address Delay Time	15	30	20	35	20	40	20	55	ns	11
25	t <sub>CL1RH1(W)</sub>	t <sub>RSH(W)</sub>	RAS or CAS Hold Time in Write Cycle	20		25		30		35		ns	
26	<sup>t</sup> wL1CH1	t <sub>CWL</sub>	Write Command to CAS Lead Time	20		25		30		35		ns	
27	1 <sub>WL1CL2</sub>	twcs	Write Command Setup Time	0		0		0		0		ns	12,13
28	t <sub>CL1WH1</sub>	t <sub>wch</sub>	Write Command Hold Time	10		15		15		20		ns	
29	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Pulse Width	10		15		15		20		ns	
30	t <sub>RL1WH1</sub>	twcr	Write Command Hold Time from RAS	50		55		60		70		ns	
31	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	20		25		30		35		ns	
32	t <sub>DVWL2</sub>	t <sub>DS</sub>	Data In Setup Time	0		0		0		0		ns	14
33	t <sub>WL1DX</sub>	t <sub>DH</sub>	Data In Hold Time	10		15		15		20		ns	14
34	t <sub>WL1GL2</sub>	t <sub>wo</sub> н	Write to OE Hold Time	10		20		20		25		ns	
35	t <sub>GH2DX</sub>	t <sub>OED</sub>	OE to Data Delay Time	15		20		25		30		ns	
36	t <sub>RL2RL2</sub> (RMW)	t <sub>RWC</sub>	Read-Modify-Write Cycle Time	170	)	185	5	210		250		ns	
37	t <sub>RL1RH1</sub> (RMW)	t <sub>RRW</sub>	Read-Modify-Write Cycle RAS Pulse Width	10!	5	125	5	145	5	175	5	ns	
38	t <sub>CL1WL2</sub>	t <sub>CWD</sub>	CAS to WE Delay	40		50		60		70		ns	12



# AC Characteristics (Cont'd.)

#	JEDEC	Comp. a.l.	B	60/	60L	50L 70/70L			/80L	10/	10L		
#	Symbol	Symbol	Parameter M		Max.	Min.	Max.	Min.	Max.	Min. Max		Unit	Notes
39	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	RAS to WE Delay in Read-Modify-Write Cycle	80		95		110		135		ns	12
40	t <sub>CL1CH1</sub>	t <sub>CRW</sub>	CAS Pulse Width (RMW)	65		80		95		110		ns	
41	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Col. Address to WE Delay	50		60		70		80		ns	12
42	t <sub>CL2CL2</sub>	t <sub>PC</sub>	Fast Page Mode Read or Write Cycle Time	45		50		55		65		ns	
43	t <sub>CH2CL2</sub>	t <sub>CP</sub>	CAS Precharge Time	10		15		15		20		ns	
44	t <sub>AVRH1</sub>	t <sub>CAR</sub>	Column Address to RAS Setup Time	30		35		40		45		ns	
45	t <sub>CH2QV</sub>	t <sub>CAP</sub>	Access Time from Column Precharge		40		45		50		55	ns	6, 7
46	t <sub>RL1DX</sub>	t <sub>DHR</sub>	Data in Hold Time Referenced to RAS	50		55		60		70		ns	
47	t <sub>CL1RL2</sub>	t <sub>CSR</sub>	CAS Setup Time CAS-before-RAS Refresh	10		10		10		10		ns	
48	t <sub>RH2CL2</sub>	<sup>t</sup> RPC	RAS to CAS Precharge Time	0		0		0		0		ns	
49	t <sub>RL1CH1</sub>	<sup>t</sup> CHR	CAS Hold Time CAS-before-RAS Refresh	15		20		25		30		ns	
50	t <sub>CL2CL2</sub> (RMW)	<sup>t</sup> PCM	Fast Page Mode Read-Modify-Write Cycle Time	85		105		120		140		ns	
	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	3	50	ns	15
		t <sub>RI</sub>	Refresh Interval (256 Cycles)		4		4		4		4	ms	16

## V53C464A




#### Notes:


- I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD</sub> (max.) is measured with the output open.
- I<sub>DD</sub> is dependent upon the number of address transitions. Specified I<sub>DD</sub> (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V<sub>IL</sub> (min.) is steady state operating. During transitions, V<sub>IL</sub> (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V<sub>IL</sub> (min.) ≥ V<sub>SS</sub> and V<sub>IH</sub> (max.) ≤ V<sub>DD</sub>.
- 4. t<sub>RCD</sub> (max.) is specified for reference only. Operation within t<sub>RCD</sub> (max.) limits insures that t<sub>RAC</sub> (max.) and t<sub>CAA</sub> (max.) can be met. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.), the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- 5. Either  $t_{\rm RRH}$  or  $t_{\rm RCH}$  must be satisfied for a Read Cycle to occur.
- 6. Measured with a load equivalent to two TTL inputs and 100 pF.
- 7. Access time is determined by the longest of  $t_{\rm CAA},\,t_{\rm CAC}$  and  $t_{\rm CAP}.$
- 8. Assumes that  $t_{RAD} \le t_{RAD}$  (max.). If  $t_{RAD}$  is greater than  $t_{RAD}$  (max.),  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds  $t_{RAD}$  (max.).
- 9. Assumes that  $t_{RCD} \le t_{RCD}$  (max.). If  $t_{RCD}$  is greater than  $t_{RCD}$  (max.),  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD}$  (max.).
- 10. Assumes that  $t_{RAD} \ge t_{RAD}$  (max.).
- 11. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- 12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are not restrictive operating parameters.
- 13. t<sub>wcs</sub> (min.) must be satisfied in an Early Write Cycle.
- 14.  $t_{DS}$  and  $t_{DH}$  are referenced to the latter occurrence of  $\overline{CAS}$  or  $\overline{WE}$ .
- 15.  $t_T$  is measured between  $V_{IH}$  (min.) and  $V_{IL}$  (max.). AC-measurements assume  $t_T$  = 5 ns.
- 16. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
- 17. Assumes a three-state test load of 5 pF and a 380 Ohm Thevenin equivalent.



# Waveforms of Read Cycle




# Waveforms of Early Write Cycle








# Waveforms of OE Controlled Write Cycle




# Waveforms of Read-Modify-Write Cycle







# Waveforms of Fast Page Mode Read Cycle




# Waveforms of Fast Page Mode Write Cycle






# Waveforms of Fast Page Mode Read-Write Cycle




# Waveforms of RAS-Only Refresh Cycle



NOTE: WE, OE = Don't care




# Waveforms of CAS-before-RAS Refresh Cycle



**NOTE:**  $\overline{WE}$ ,  $\overline{OE}$ ,  $A_0$ ,  $A_7$  = Don't care


# Waveforms of Hidden Refresh Cycle (Read)








# Waveforms of Hidden Refresh Cycle (Write)





# Waveforms of CAS-before-RAS Refresh Counter Test Cycle





#### Functional Description

The V53C464A is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C464A reads and writes data by multiplexing a 16-bit address into an 8-bit row and an 8-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

#### Memory Cycle

A memory cycle is initiated by bringing  $\overline{\text{RAS}}$  low. Any memory cycle, once initiated, must not be ended or aborted before the minimum  $t_{\text{RAS}}$  time has expired. This insures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time  $t_{\text{DP}}/t_{\text{CP}}$  has elapsed.

#### Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal high during a RAS/CAS operation. The column address must be held for a minimum specified by  $t_{AR}$ . Data Out becomes valid only when  $t_{OAC}$ ,  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$  are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$ ,  $t_{CAC}$  and  $t_{OAC}$  are all satisfied.

#### Write Cycle

A Write Cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The Write Cycle can be WE-controlled or CAS-controlled, depending on whether WE or CAS falls later. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In the CAS-controlled Write Cycle when the leading edge of WE occurs prior to the CAS low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with RAS or CAS will maintain the output in the High-Z state.

In the  $\overline{\text{WE}}$ -controlled Write Cycle,  $\overline{\text{OE}}$  must be in the high state, and  $t_{\text{OED}}$  must be satisfied.

#### Refresh Cycle

To retain data, 256 Refresh Cycles are required in each 4 ms period. There are two ways to refresh the memory:

- By selecting each of the 256 row addresses determined by A<sub>0</sub> through A<sub>7</sub> at least once every 4 ms. Any Read, Write, Read-Modify-Write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS Refresh Cycle. If CAS is low during the falling edge of RAS, CAS-before-RAS refresh is activated. The V53C464A will use the output of an internal 8-bit counter as the source of row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, the output will remain in the High-Z state during the cycle. A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter.

#### Data Retention Mode

The V53C464A offers a CMOS standby mode that is entered by causing the  $\overline{\rm RAS}$  clock to swing between a valid V $_{\rm IL}$  and an "extra high" V $_{\rm IH}$  within 0.2 V of V $_{\rm DD}$ . While the  $\overline{\rm RAS}$  clock is at the "extra high" level, the V53C464A power consumption is reduced to the low I $_{\rm DDE}$  level. Overall I $_{\rm DD}$  consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{RC}) \times (I_{DD1}) + (t_{RX} - t_{RC}) \times (I_{DD6})}{t_{RX}}$$

Where  $t_{RC}$  = Refresh Cycle Time  $t_{RX}$  = Refresh Interval / 256



#### Fast Page Mode Operation

Fast Page Mode operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing succesive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high. Thus, access begins from the occurence of a valid column address rather than from the falling edge of  $\overline{CAS}$ , eliminating  $t_{ASC}$  and  $t_{T}$  from the critical timing path. CAS latches the address into the column address buffer and acts as an output enable. During Fast Page Mode operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is t<sub>CAA</sub> or t<sub>CAP</sub> controlled. If the column address is valid prior to the rising edge of CAS, the access time is referenced to the CAS rising edgeand is specified by t<sub>CAP</sub>. If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by t<sub>CAA</sub>. In both cases, the falling edge of CAS latches the address and enables the output.

Fast Page Mode provides a sustained data rate of over 19 MHz for applications that require high data rates such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

Data Rate = 
$$\frac{256}{t_{RC} + 255 \times t_{PC}}$$

#### Data Output Operation

The V53C464A Input/Output is controlled by OE, CAS, WE and RAS. A RAS low transition enables the transfer of data to and from the selected row address in the Memory Array. A RAS high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a RAS low transition, a CAS low transition or CAS low level enables the internal I/O path. A CAS high transition or a CAS high level disables the I/O path and the output driver if it is enabled. A CAS low transition while RAS is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding OE high. The OE signal has no

effect on any data stored in the output latches. A  $\overline{WE}$  low level can also disable the output drivers when  $\overline{CAS}$  is low. During a Write cycle, if  $\overline{WE}$  goes low at a time in relationship to  $\overline{CAS}$  that would normally cause the outputs to be active, it is necessary to use  $\overline{OE}$  to disable the output drivers prior to the  $\overline{WE}$  low transition to allow Data In Setup Time ( $t_{DS}$ ) to be satisfied.

#### Power-On

After application of the  $V_{\rm DD}$  supply, an initial pause of 200  $\mu s$  is required, followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the  $\rm V_{DD}$  current requirement of the V53C464A is dependent on the input levels of RAS and CAS. If RAS is low during Power-On, the device will go into an active cycle, and  $\rm I_{DD}$  will exhibit current transients. It is recommended that RAS and CAS track with  $\rm V_{DD}$  or be held at a valid  $\rm V_{IH}$  during Power-On to avoid current surges.

Table 1. Vitelic V53C464A Data Output Operation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	OE Controlled. High OE = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read Cycle	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read- Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z