

MOSEL VITELIC **V53C518165A**
1M x 16 EDO PAGE MODE
CMOS DYNAMIC RAM
OPTIONAL SELF REFRESH

HIGH PERFORMANCE	50	60
Max. $\overline{\text{RAS}}$ Access Time, (t _{RAC})	50 ns	60 ns
Max. Column Address Access Time, (t _{CAA})	25 ns	30 ns
Min. Extended Data Out Page Mode Cycle Time, (t _{PC})	20 ns	25 ns
Min. Read/Write Cycle Time, (t _{RC})	84 ns	104 ns

Features

- 1MB x 16-bit organization
- EDO Page Mode for a sustained data rate of 50 MHz
- $\overline{\text{RAS}}$ access time: 50, 60 ns
- Dual $\overline{\text{CAS}}$ Inputs
- Low power dissipation
- Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh
 - Refresh Interval: 1024 cycles/16 ms
- Available in 42-pin 400 mil SOJ and 44/50-pin 400 mil TSOP-II Packages
- Single 5V \pm 10% Power Supply
- TTL Interface
- Optional Self Refresh (V53C518165AS)
 - Refresh Interval: 1024 cycles/128 ms

Description

The V53C518165A is a 1048576 x 16 bit high-performance CMOS dynamic random access memory. The V53C518165A offers Page mode operation with Extended Data Output. The V53C518165A has symmetric address, 10-bit row and 10-bit column.


All inputs are TTL compatible. EDO Page Mode operation allows random access up to 1024 x 16 bits, within a page, with cycle times as short as 20ns.

These features make the V53C518165A ideally suited for a wide variety of high performance computer systems and peripheral applications.


Device Usage Chart

Operating Temperature Range	Package Outline		Access Time (ns)		Power	Temperature Mark
	K	T	50	60	Std.	
0°C to 70°C	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•	•	•	I

**42-Pin Plastic SOJ
PIN CONFIGURATION
Top View**



**44/50-Pin Plastic TSOP-II
PIN CONFIGURATION
Top View**



511816500-02

Pin Names

A ₀ –A ₉	Row, Column Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WE	Write Enable
OE	Output Enable
I/O ₁ –I/O ₁₆	Data Input, Output
V _{CC}	+5V Supply
V _{SS}	0V Supply
NC	No Connect

Description	Pkg.	Pin Count
TSOP-II	T	44/50
SOJ	K	42

Absolute Maximum Ratings*

Symbol	Parameter	Commercial	Extended	Units
V _N	Power Supply Voltage	-1 to +7	-1 to +7	V
V _{DQ}	Input/Output Voltage	-0.5 to min (V _{CC} +0.5, 7.0)	-0.5 to min (V _{CC} +0.5, 7.0)	V
T _{BIAS}	Temperature Under Bias	-10 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C

*Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


Capacitance*

T_A = 25°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V, f = 1 MHz

Symbol	Parameter	Min.	Max.	Unit
C _{IN1}	Address Input	—	5	pF
C _{IN2}	RAS, UCAS, LCAS, WE, OE	—	7	pF
C _{OUT}	Data Input/Output	—	7	pF

*Note: Capacitance is sampled and not 100% tested.

Block Diagram



DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $t_T = 2\text{ ns}$, unless otherwise specified.

Symbol	Parameter	Access Time	Commercial		Extended		Unit	Test Conditions	Notes
			Min.	Max.	Min.	Max.			
I_{LI}	Input Leakage Current (any input pin)		-10	10	-10	10	μA	$V_{SS} \leq V_{IN} \leq V_{CC} + 0.5\text{V}$	1
I_{LO}	Output Leakage Current (for High-Z State)		-10	10	-10	10	μA	$V_{SS} \leq V_{OUT} \leq V_{CC} + 0.5\text{V}$ RAS, CAS at V_{IH}	1
I_{CC1}	V_{CC} Supply Current, Operating	50		130		200	mA	$t_{RC} = t_{RC}(\text{min.})$	2, 3, 4
		60		115		180			
I_{CC2}	V_{CC} Supply Current, TTL Standby			2		2	mA	RAS, CAS at V_{IH} other inputs $\geq V_{SS}$	
I_{CC3}	V_{CC} Supply Current, RAS-Only Refresh	50		130		200	mA	$t_{RC} = t_{RC}(\text{min.})$	2, 4
		60		115		180			
I_{CC4}	V_{CC} Supply Current, EDO Page Mode Operation	50		50		90	mA	Minimum Cycle	2, 3, 4
		60		40		75			
I_{CC5}	V_{CC} Supply Current, during CAS-before-RAS Refresh	50		130		200	mA	$t_{RC} = t_{RC}(\text{min.})$	2, 4
		60		115		180			
I_{CC6}	V_{CC} Supply Current, CMOS Standby			1.0		1.0	mA	RAS $\geq V_{CC} - 0.2\text{ V}$, CAS $\geq V_{CC} - 0.2\text{ V}$ other input $\geq V_{SS}$	1
I_{CC7}	Self Refresh (Optional)			250		250	μA	CBR cycle with $t_{RAS} \geq t_{RASS}(\text{min.})$, CAS Held Low, WE = $V_{CC} - 0.2\text{V}$, Address and DIN = $V_{CC} - 0.2\text{V}$ or 0.2V	
V_{CC}	Power Supply Voltage		4.5	5.5	4.5	5.5	V		
V_{IL}	Input Low Voltage		-0.5	0.8	-0.5	0.8	V		1
V_{IH}	Input High Voltage		2.4	$V_{CC} + 0.5$	2.4	$V_{CC} + 0.5$	V		1
V_{OL}	Output Low Voltage			0.4		0.4	V	$I_{OL} = 4.2\text{ mA}$	1
V_{OH}	Output High Voltage		2.4		2.4		V	$I_{OH} = -5.0\text{ mA}$	1

AC Characteristics^(5,6)

T_A = 0°C to 70°C, V_{CC} = 5 V ± 10%, t_T = 2ns, unless otherwise noted

#	Symbol	Parameter	Limit Values				Unit	Note
			-50		-60			
			Min.	Max.	Min.	Max.		

Common Parameters

1	t _{RC}	Random read or write cycle time	84	—	104	—	ns	
2	t _{RP}	$\overline{\text{RAS}}$ precharge time	30	—	40	—	ns	
3	t _{RAS}	$\overline{\text{RAS}}$ pulse width	50	10k	60	10k	ns	
4	t _{CAS}	$\overline{\text{CAS}}$ pulse width	8	10k	10	10k	ns	
5	t _{ASR}	Row address setup time	0	—	0	—	ns	
6	t _{RAH}	Row address hold time	8	—	10	—	ns	
7	t _{ASC}	Column address setup time	0	—	0	—	ns	
8	t _{CAH}	Column address hold time	8	—	10	—	ns	
9	t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	12	37	14	45	ns	
10	t _{RAD}	$\overline{\text{RAS}}$ to column address delay	10	25	12	30	ns	
11	t _{RSH}	$\overline{\text{RAS}}$ hold time	13	—	15	—	ns	
12	t _{CSH}	$\overline{\text{CAS}}$ hold time	40	—	50	—	ns	
13	t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	5	—	5	—	ns	
14	t _T	Transition time (rise and fall)	1	50	1	50	ns	7
15	t _{REF}	Refresh period	—	16	—	16	ms	

Read Cycle

16	t _{RAC}	Access time from $\overline{\text{RAS}}$	—	50	—	60	ns	8, 9
17	t _{CAC}	Access time from $\overline{\text{CAS}}$	—	13	—	15	ns	8, 9
18	t _{CAA}	Access time from column address	—	25	—	30	ns	8,10
19	t _{OAC}	$\overline{\text{OE}}$ access time	—	13	—	15	ns	
20	t _{CAR}	Column address to $\overline{\text{RAS}}$ lead time	25	—	30	—	ns	
21	t _{RCS}	Read command setup time	0	—	0	—	ns	
22	t _{RCH}	Read command hold time	0	—	0	—	ns	11
23	t _{RRH}	Read command hold time referenced to $\overline{\text{RAS}}$	0	—	0	—	ns	11
24	t _{CLZ}	$\overline{\text{CAS}}$ to output in low-Z	0	—	0	—	ns	8
25	t _{OFF}	Output buffer turn-off delay	0	13	0	15	ns	12
26	t _{OEZ}	Output turn-off delay from $\overline{\text{OE}}$	0	13	0	15	ns	12
27	t _{DZC}	Data to $\overline{\text{CAS}}$ low delay	0	—	0	—	ns	13
28	t _{DZO}	Data to $\overline{\text{OE}}$ low delay	0	—	0	—	ns	13
29	t _{CDD}	$\overline{\text{CAS}}$ high to data delay	10	—	13	—	ns	14
30	t _{ODD}	$\overline{\text{OE}}$ high to data delay	10	—	13	—	ns	14

AC Characteristics (Cont'd)

#	Symbol	Parameter	Limit Values				Unit	Note
			-50		-60			
			Min.	Max.	Min.	Max.		
Write Cycle								
31	t _{WCH}	Write command hold time	8	–	10	–	ns	
32	t _{WP}	Write command pulse width	8	–	10	–	ns	
33	t _{WCS}	Write command setup time	0	–	0	–	ns	15
34	t _{RWL}	Write command to $\overline{\text{RAS}}$ lead time	8	–	10	–	ns	
35	t _{CWL}	Write command to $\overline{\text{CAS}}$ lead time	8	–	10	–	ns	
36	t _{DS}	Data setup time	0	–	0	–	ns	16
37	t _{DH}	Data hold time	8	–	10	–	ns	16
Read-modify-Write Cycle								
38	t _{RWC}	Read-write cycle time	113	–	138	–	ns	
39	t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	64	–	77	–	ns	15
40	t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	27	–	32	–	ns	15
41	t _{AWD}	Column address to $\overline{\text{WE}}$ delay time	39	–	47	–	ns	15
42	t _{OEH}	$\overline{\text{OE}}$ command hold time	10	–	13	–	ns	
EDO Page Mode Cycle								
43	t _{HPC}	EDO page mode cycle time	20	–	25	–	ns	
44	t _{CP}	$\overline{\text{CAS}}$ precharge time	8	–	10	–	ns	
45	t _{CPA}	Access time from $\overline{\text{CAS}}$ precharge	–	27	–	32	ns	7
46	t _{COH}	Output data hold time	5	–	5	–	ns	
47	t _{RASP}	$\overline{\text{RAS}}$ pulse width in EDO page mode	50	200k	60	200k	ns	
48	t _{RHPC}	$\overline{\text{CAS}}$ precharge to $\overline{\text{RAS}}$ Delay	27	–	32	–	ns	
49	t _{OES}	$\overline{\text{OE}}$ setup time prior to CAS	5	–	5	–	ns	
EDO Page Mode Read-Modify-Write Cycle								
50	t _{PRWC}	EDO page mode read-write cycle time	58	–	68	–	ns	
51	t _{CPWD}	$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$	41	–	49	–	ns	
$\overline{\text{CAS}}$-before-$\overline{\text{RAS}}$ Refresh Cycle								
52	t _{CSR}	$\overline{\text{CAS}}$ setup time	10	–	10	–	ns	
53	t _{CHR}	$\overline{\text{CAS}}$ hold time	10	–	10	–	ns	
54	t _{RPC}	$\overline{\text{RAS}}$ to CAS precharge time	5	–	5	–	ns	
55	t _{WRP}	Write to $\overline{\text{RAS}}$ precharge time	10	–	10	–	ns	
56	t _{WRH}	Write hold time referenced to $\overline{\text{RAS}}$	10	–	10	–	ns	
$\overline{\text{CAS}}$-before-$\overline{\text{RAS}}$ Counter Test Cycle								
57	t _{CPT}	$\overline{\text{CAS}}$ precharge time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle)	35	–	40	–	ns	

#	Symbol	Parameter	Limit Values				Unit	Note
			-50		-60			
			Min.	Max.	Min.	Max.		
Optional Self Refresh								
58	t _{REF}	Self Refresh period	—	128	—	128	ms	
59	t _{RASS}	$\overline{\text{RAS}}$ pulse width	100K	—	100K	—	ns	17
60	t _{RPS}	$\overline{\text{RAS}}$ precharge time	95	—	110	—	ns	17
61	t _{CHS}	$\overline{\text{CAS}}$ hold time	-50	—	-50	—	ns	17


Notes:

1. All voltage are referenced to V_{SS} .
2. I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC5} depend on cycle rate.
3. I_{CC1} and I_{CC4} depend on output loading. Specified values are measured with the output open.
4. Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} it can be changed once or less during an EDO page mode cycle.
5. An initial pause of 200 μs is required after power-up followed by 8 \overline{RAS} cycles of which at least one cycle has to be a refresh cycle, before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T = 2ns$.
7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are also measured between V_{IH} and V_{IL} .
8. Measured with the specified current load and 100pF at $V_{OL} = 0.8 V$ and $V_{OH} = 2.0 V$. Access time is determined by the latter of t_{RAC} , t_{CAC} , t_{CAA} , t_{CPA} , t_{OAC} , t_{CAC} is measured from tristate.
9. Operation within the $t_{RCD(max.)}$ limit ensures that $t_{RAC(max.)}$ can be met. $t_{RCD(max.)}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD(max.)}$ limit, then access time is controlled by t_{CAC} .
10. Operation within the $t_{RAD(max.)}$ limit ensures that $t_{RAC(max.)}$ can be met. $t_{RAD(max.)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD(max.)}$ limit, then access time is controlled by t_{CAA} .
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. $t_{OFF(max.)}$, $t_{OEZ(max.)}$ define the time at which the outputs acheive the open-circuit condition and are not referenced to output voltage levels. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.
13. Either t_{DZC} or t_{DZO} must be satisfied.
14. Either t_{CDD} or t_{ODD} must be satisfied.
15. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} > t_{WCS(min.)}$, the cycle is an early write cycle and data out pin will remain open-circuit (high impedance) through the entire cycle; if $t_{RWD} > t_{RWD(min.)}$, $t_{CWD} > t_{CWD(min.)}$, and $t_{AWD} > t_{AWD(min.)}$, the cycle is a read-write cycle and I/O pins will contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition of the I/O pins (at access time) is indeterminate.
16. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{WE} leading edge in read-write cycles.
17. When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:

If row addresses are being refreshed on an evenly distributed manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.


If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.

Waveforms of Read Cycle



511816502-04


Waveforms of Write Cycle (Early Write)



 "H" or "L"

511816502-05


Waveforms of Write Cycle (\overline{OE} Controlled Write)



 "H" or "L"


511816502-06

Waveforms of Read-Write (Read-Modify-Write) Cycle




511816502-07

Waveforms of EDO Page Mode Read Cycle




511816502-08

Waveforms of EDO Page Mode Read Cycle (\overline{OE} Control)




511816502-09

Waveforms of EDO Page Mode Read Cycle (WE Control)




Waveforms of EDO Page Mode Early Write Cycle




511816502-11

Waveforms of EDO Page Mode Late Write Cycle




511816502-12

Waveforms of EDO Page Mode Read-Modify-Write Cycle




511816502-13

Waveforms of $\overline{\text{RAS}}$ Only Refresh Cycle




511816502-14


Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle




511816502-15




Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Self Refresh Cycle (Optional)



511816502-15




Waveforms of Hidden Refresh Read Cycle



511816502-16

Waveforms of Hidden Refresh Early Write Cycle



511816502-17


Notes:

Notes:


Notes:

Package Diagrams

42-Pin 400 mil SOJ



44/50-Pin 400 mil TSOP-II



U.S.A.

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

HONG KONG

19 DAI FU STREET
TAIPO INDUSTRIAL ESTATE
TAIPO, NT, HONG KONG
PHONE: 011-852-665-4883
FAX: 011-852-664-7535

TAIWAN

7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 011-886-2-545-1213
FAX: 011-886-2-545-1209

1 CREATION ROAD I
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 011-886-35-783344
FAX: 011-886-35-792838

JAPAN

WBG MARINE WEST 25F
6, NAKASE 2-CHOME
MIHAMA-KU, CHIBA-SHI
CHIBA 261-71
PHONE: 011-81-43-299-6000
FAX: 011-81-43-299-6555

U.S. SALES OFFICES**NORTHWESTERN**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

SOUTHWESTERN

SUITE 200
5150 E. PACIFIC COAST HWY.
LONG BEACH, CA 90804
PHONE: 562-498-3314
FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 972-690-1402
FAX: 972-690-0341

NORTHEASTERN

SUITE 436
20 TRAFALGAR SQUARE
NASHUA, NH 03063
PHONE: 603-889-4393
FAX: 603-889-9347

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.