

Filterless Class D Audio Amplifier

General Description

The VA2218 is a cost-effective filter-less Class D stereo audio power amplifier that operates in wide range of various power supplies. VA2218 provide gain control with simple voltage dividers. VA2218 can output 30W per channel into 4Ω or 8Ω load with lower supply current and fewer external components for driving bridged-tied stereo speaker directly. Five different PWM frequency adjustment makes VA2218 is suitable for any consumer electronics especially for high power output speakers. With the function of power limit, the speakers could be operated safely and the input signal would be also normalized.

VA2218 operates with high efficiency energy conversion up to 90% (8 Ω Load) so that the external heat sink can be eliminated while playing music.

VA2218 also integrates Anti-Pop, Output Short & Over-Heat Protection Circuitry to ensure device reliability. This device also provides the DC detect and protection scheme to prevent the damage of speaker voice coils.


The VA2218 is available in TSSOP-28 and TQFP-48 Applications green package with exposed pad.

Typical Application

Features


- Operation Voltage from 4.5V to 26V
- Maximum 90% Efficiency with an 8Ω Speaker
- $2x30W@8\Omega$, THD+N < 2% at 24V
- $2x30W@4\Omega$, THD+N = 1% at 18V
- $1x50W@4\Omega$, THD+N=10% at 18V (PBTL)
- 1×60 W@3 Ω , THD+N<1% at 21V (PBTL)
- Multiple Switching Frequencies for AM Avoid-
- Optional Clock Master/Slave Synchronization
- 4/5 Segments Configurable PWM Frequency: 400kHz/500kHz/600kHz/1MHz/1.2MHz
- Voltage-Divider Selectable Gain Settings
- Excellent EMI/EMC Performance
- Scalable Power Limit Function
- Fault Indication Output Terminal
- Speaker DC Detection and Protection
- Parallel BTL Speaker Driving Connection
- Thermal Protection with Auto-Recovery
- Speaker Protection Circuitry
- Short Circuit and Thermal Protection
- RoHS 2.0 compliant TSSOP-28 and TQFP-48 Green Package with Exposed Pad

- LCD TV
- Multimedia Speaker
- Aftermarket Automotive
- Sound Bar and Boombox







Functional Block Diagram





Pin Assignments And Descriptions





TQFP48	TSSOP28	Pin	I/O/P	Function Description
1,2	11	ROUTP	0	Right channel positive output.
3	12	BSPR	-	Bootstrap I/O for right channel positive high-side switch.
4,5	13	PVDDR	Р	Drive stage power supply.
6	1.4	MODCEL		Mode selection. Low for BD mode, HIGH for 1SPW mode. TTL Logic levels with compliance to AVDD. For
ь	14	MODSEL	I	VA2218TSG28, this pin is pulled down.
7	15	SD_B	I	Shutdown control terminal. Low active. TTL Logic levels with compliance to AVDD.
	1.6	FALUE D	_	Fault status indication. Open drain output for over-temperature, DC detection and over-current protec-
8	16	FAULT_B	0	tion. HIGH = Normal operation, LOW = Fault condition.
9-12	-	NC	-	No internal connection.
13	17	RINP	I	Right channel positive audio signal input.
14	18	RINN	I	Right channel negative audio signal input.
1.5	10	DUMIT	Б	Power Limit Level Adjust. Connect a resistor divider from VREG to AGND to set power limit. Connect to
15	19	PLIMIT	Р	VREG directly for no power limit.
16	20	VREG	0	Regulated voltage for gate driver. Nominal voltage is 5.75V.
1.7	21	CAINCIN	ı	Gain and Master/Slave selection. Use recommended voltage divider network to specify Master/Slave role
17	21	GAINSLV	'	and gain.
18	14,22	AGND	Р	Analog ground.
19	-	NC	-	No internal connection.
20	22	AGND	Р	Analog ground.
21	23	LINP	I	Left channel positive audio signal input. Tie this pin low if need to bridge rear side of outputs.
22	24	LINN	I	Left channel negative audio signal input. Tie this pin low if need to bridge rear side of outputs.
22	25	MUTE		Mute signal for fast disable/enable of outputs (HIGH = outputs Hi-Z, LOW = outputs enabled). TTL logic
23	25	MUTE	ı	levels with compliance to AVDD.
24	-	FREQ2	I	Frequency selection Bit 2.
25	26	FREQ1	I	Frequency selection Bit 1.
26	27	FREQ0	I	Frequency selection Bit 0.
27	20	CVNC	1/0	Clock I/O for synchronizing multiple Class D amplifiers. Clock Master/Slave is determined by GAINSLV
27	28	SYNC	I/O	terminal.
28	-	NC	-	No internal connection.
29	1	AVDD	Р	Analog power supply.
30,31	-	NC	-	No internal connection.
32,33	2	PVDDL	Р	Drive stage power supply.
34	3	BSNL	-	Bootstrap I/O for left channel negative high-side switch.
35,36	4	LOUTN	0	Left channel negative output.
37,38	5	PVSSL	Р	Driver stage power ground.
39,40	6	LOUTP	0	Left channel positive output.
41	7	BSPL	-	Bootstrap I/O for left channel positive high-side switch.
42,43	=	PGND	Р	Ground.
44	8	BSNR	-	Bootstrap I/O for right channel negative high-side switch.
45,46	9	ROUTN	0	Right channel negative output.
47,48	10	PVSSR	Р	Driver stage power ground.
EP	EP	AGND	Р	Exposed Pad. Connect the pad to analog ground with large cooper size for good heat sinking.



Absolutely Maximum Ratings

Over operating free-air temperature range, unless otherwise specified (* 1)

Symbol	Parameter	Limit	Unit
V _{DD} (PVDDL, PVDDR, AVDD)	Supply voltage	-0.3 to 30	V
V _I (FREQ0, FREQ1, FREQ2, MODESEL, MUTE, SD_B)	Input voltage	-0.3 to $V_{DD}+0.3$	٧
V _I (PLIMIT,GAINSLV,SYNC)	Input voltage	-0.3 to $V_{\text{REG}} + 0.3$	V
V _I (LINN, RINN, LINP, RINP)	Analog Input voltage	-0.3 to 6.5	V
T _A	Operating free-air temperature range	-40 ~ +85	۰C
T _J	Operating junction temperature range(* 2)	-40 to +150	۰C
T _{STG}	Storage temperature range	-65 to 150	۰C
$R_{(LOAD)}$	Minimum load resistance	4 (BTL Stereo) 4 (PBTL mode ≥12V) (Heatsink Required) 2 (PBTL mode <12V) (Heatsink Required)	Ω
Electrostatic discharge	Human body model	±2	kV
Electrostatic discharge	Machine model	±200	V

^{(*1):} Stress beyond those listed at "absolute maximum rating" table may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up "recommended operation conditions" table.

Recommended Operating Conditions

Over operating free-air temperature range, unless otherwise specified.

Symbol	Parameter	Test Condition	Specifi	Unit	
Syllibol	raidilletei	rest Condition		Max	Joint
V_{DD}	Supply voltage	PVDDL, PVDDR, AVDD	4.5	26	V
V _{IH}	High level input voltage (FREQ0, FREQ1, FREQ2, MODESEL, MUTE, SD_B, SYNC)	V _{DD} =24V	2		V
V _{IL}	Low level input voltage (FREQ0, FREQ1, FREQ2, MODESEL, MUTE, SD_B, SYNC)	V _{DD} =24V		0.8	٧
V _{OL}	Low level output voltage (FAULT_B)	$V_{DD}=24V$, $R_{PULL}=100k\Omega$		0.8	V
I _{IH}	High level input current	V _{DD} =18V, V _I =2V, for FREQ0, FREQ1, MODESEL, MUTE, SD_B		50	μΑ
L _{LOAD}	Minimum load inductance		1		μH
T _A	Operating free-air temperature		-40	85	۰C



Electrical Characteristics

 $T_{A}=25\,^{\circ}\!C,\,V_{DD}=12V,\,R_{L}{=}4\Omega,\,GAIN{=}20dB,\,unless$ otherwise noted.

Symbol	Darameter	Test Condition		Specification			l lmin
Symbol	Parameter			Min	Тур.	Max	Unit
Vos	Output offset voltage (measured differ- entially)	V _I =0)V		1.5	15	mV
IQ	Quiescent current	SD_B=2V,	No load		25	40	mA
I _{SD}	Shutdown current	SD_B=0.8V	, No load		250	500	μΑ
t _{on}	Shutdown turn-on time	SD_B=	=2V		15		ms
t _{OFF}	Shutdown turn-off time	SD_B=	0.8V		2		μs
		FREQ2=0, FREQ0	0=0, FREQ1=0		400		
	Ţ	FREQ2=0, FREQ0=1, FREQ1=0			500		kHz
f_{OSC}	Internal oscillation frequency	FREQ2=0, FREQ0=0, FREQ1=1			600		
	1	FREQ2=0, FREQ1=1, FREQ0=1			1000		
	Ţ	FREQ2=1, FREQ1=0, FREQ0=0			1200		
		R _{DOWN} =5.6kΩ, R _{UP} =Open			20		
	A very lifting and in	$R_{DOWN}=27k\Omega$, $R_{UP}=100k\Omega$			26		dB
Α	Amplifier gain	$R_{DOWN}=39k\Omega$, $R_{UP}=100k\Omega$			32		
	Ţ	$R_{DOWN}=47k\Omega$, $R_{UP}=75k\Omega$			36		
D	Drain-Source ON resistance	$V_{DD}=12V$,	High Side		100		C
$R_{DS(ON)}$	Diam-source on resistance	$I_{OUT} = 500 mA$	Low Side		100		mΩ
V_{REG}	Regulator output	$I_{VREG} = 100 \mu A, V_{DD} = 7 \sim 26 V$		5.55	5.75	5.95	V
t _{DC-DET}	DC detect time				420		ms
t _{TRIP}	Over-temperature threshold				170		$^{\circ}$
thystersis	OTP hysteresis				20		$^{\circ}$
I _{OCP}	Over-current trap threshold				8		Α

⁽¹⁾ Design center value.

Operating Characteristics $V_{DD}=12V, A_V=20dB, T_A=25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Test Condition			Specification		
Syllibol	Parameter	rest condition		Min	Тур.	Max	Unit
		TUD: N 10/ f 11/11- D 00	$V_{DD}=24V^{\scriptscriptstyle 1}$		28		
		THD+N=1%, f=1kHz, $R_L=8\Omega$	$V_{DD} = 18V$		19		
Po	Output power	TUD N 100/ f 11/11= P 40	$V_{DD}=18V^{\scriptscriptstyle 1}$		39		W
		THD+N=10%, f=1kHz, $R_L=4\Omega$	$V_{DD} = 12V$		18.5		
		THD+N=10%, f=1kHz, R_L =3 Ω , PE		80			
THD+N	Total harmonic distortion plus noise	$V_{DD} = 12V$, $P_{O} = 10W$, $R_{L} = 4\Omega$, $f = 1kH$		0.03		%	
Vos	Offset voltage				20		mV
K _{SVR}	Supply ripple rejection ration	Input AC–Grounded, $C_i=1 \mu F$, $f=1$	kHz		70		dB
SNR	Signal-to-Noise ratio	A-weighted, THD+N=1%, R_L =8 Ω			97		dB
Vn	Output voltage noise	$C_i=1\mu F,\ A=26dB,\ f=20Hz$ to 20kl Input AC–Grounded		80		μV _{RMS}	
CMRR	Common mode rejection ratio	V _{DD} =12V, V _{IC} =1V _{PP} f=120Hz			68		dB
Zı	Input impedance	Gain=20dB			60		kΩ
Crosstalk	Channel separation	Vo=1W, f=1kHz, Gain=20dB			93		dB

⁽¹⁾ Heat-sink is required.



Functional Descriptions

Gain Settings

The gain of the VA2218 can be simply set by the voltage divider connected to GAINSLV terminal. The gain, resistor ratios and corresponding input impedance are listed in Table 1. Please note that the gain setting can not be change on the fly, that is, if the gain setting is changed and the VA2218 needs to be power-recycled to take effect.

The input resistance is depended on the gain setting. Since the gain setting is determined by the ratio of the internal feedback resistive network, the variation of the gain is small. But the absolute value of the input resistance may shift by $\pm 20\%$ at the same gain. In actual design cases, 80% of nominal value should be assumed as the input resistance of VA2218 in the input network of whole amplifier.

Mode	Gain	R _{DOWN}	R_{UP}	Input Impedance
Master	20dB	5.6kΩ	OPEN	60kΩ
Master	26dB	27kΩ	100kΩ	30kΩ
Master	32db	39kΩ	100kΩ	15kΩ
Master	36dB	47kΩ	75kΩ	9kΩ
Slave	20dB	51kΩ	51kΩ	60kΩ
Slave	26dB	75kΩ	47kΩ	30kΩ
Slave	32dB	100kΩ	39kΩ	15kΩ
Slave	36dB	100kΩ	16kΩ	9kΩ

Table 1. Gain Setting vs. Resistor Network

The VA2218 can be operated in either clock master mode or clock slave mode in multiple class D amplifier usage. In clock master mode, the SYNC pin is clock source. In clock slave mode the SYNC pin is an clock input terminal. TTL logic levels with compliance to VREG.

Amplifier Input Impedance




Figure 1. Cut-off point of high-pass filter

In most cases, no extra resistor needs to be added on the input of VA2218. The actual input resistor is already determined while selecting the gain. If a single capacitor is used in the input high-pass filter, the cut-off frequency *fo* may vary with the change of gain setting. The -3dB point of the cut-off frequency can be calculated by the following equation.

$$fo = \frac{1}{2\pi \times R_{I} \times C_{I}}$$

,where the R₁ values is given in Table 1.

Power Timing Sequence

Most pop noises during power on/off period are caused by the charging/discharging of input capacitors. Input capacitors are being charged while the SD_B terminal is pulled up. Therefore an appropriate power on/off sequence is required with the control of SD_B and MUTE.

Initially the SD_B terminal shall be pulled low and the MUTE terminal shall be pulled high. After the powered up, the SD_B should be pulled-up first, delay for a while, and then pull low the MUTE terminal to enable audio output. With this sequence the pop noise can be eliminated.

To shutdown the amplifier, the MUTE terminal shall be pulled-up to mute the output first, delay for a while, and then pull down the SD_B terminal



Functional Descriptions (cont.)

to enter the shut down state. To prevent the pop noise caused by improper power off sequence, the SD_B terminal is forced no function when the MUTE terminal is pulled low (aka. unmute). The amplifier needs to be muted and then SD_B would be functional.




Figure 2. Recommended Power On/Off Sequence

Shutdown Operation

The VA2218 employs a state of shutdown mode to reduce supply current to the absolute minimum level during periods of nonuse for power conservation. This terminal should be held high during normal operation when the amplifier is in normal operating. When the amplifier is muted, pulling low causes the output drivers shutdown and the amplifier to enter a low-current state. Do not leave it unconnected, because there is no weakly pulling resistor inside the amplifier.

Remember that applying appropriate shutdown sequence described previously in prior to removing the power supply voltage so that power-off popnoise can be eliminated.

VREG Supply

The V_{REG} Supply is used to bias the gates of the output full-bridge upper half MOSFETs. It could be used to supply the PLIMIT pin and related voltage divider circuit. Add at least $1\mu F$ decoupling capacitor to ground at this terminal.

Fault Recovery Operation

The VA2218 builds in many protection schemes such as output short-circuit protection, over temperature protection and DC detection protection. Once any protection traps, the FAULT_B pin would be pulled low and usually the output driver will be shut down and enter to a high impedance state.

Since the fault latches the output, if automatic recovery from the fault condition is desired, the FAULT_B pin should be connected to the SD_B pin directly. This makes the FAULT_B pin to pull low the SD_B pin in fault condition and try to reset the amplifier. If the fault case is removed, the FAULT_B pin would be normally high after reset.

Short Circuit Protection

VA2218 has protection from over-current conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the FAULT_B pin as a low state. The amplifier outputs are switched to a high impedance state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SD_B pin through the low state.

Speaker Protection

Due to the nature of Class D amplifiers, the speakers may have DC current if the audio inputs get DC voltage in any case. An output DC fault will shuts down the audio amplifier and change the state of output into high impedance.

To resolve the case of DC input, it is good to treat it as very low frequency sine wave much lower than audio band such as 2Hz. Based on this criteria, a DC detect fault shall be issued when the output differential duty-cycle of either channel exceeds



Functional Descriptions (cont.)

14% for more than 420ms at the same polarity. This feature protects the speakers away from large currents.

The minimum differential input DC voltages required to trigger the DC detection fault are listed in the Table 2.

A _V (dB)	V _{IN} (mV, Differential)
36	17
32	28
26	56
20	112

Table 2. DC detect fault threshold

To resume the normal operation, it is necessary to power off the amplifier and then power on, cycling SD_B can not resume normal operation.

Thermal Protection

Thermal protection on the VA2218 prevents damage to the device when the internal die temperature exceeds 170° C. There is a $\pm 20^{\circ}$ C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 20° C. VA2218 will be back to normal operation at this point with no external system interaction.

Power Limit Operation

The voltage at PLIMIT terminal can be used to limit the power to levels below that which is possible based on the supply rail. Add a resistor divider from VREG to ground to set the voltage at the PLIMIT terminal. An external reference may also be used if precise limitation is required. Also add a 1µF ca-

pacitor from this pin to ground.

The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle to fixed maximum value. This limit can be thought of as a "virtual" voltage rail which is lower than the supply connected to power rail. This "virtual" rail is 5 times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.

$$P_{OUT} = \frac{\left(\left(\frac{R_L}{R_L + 2 \times R_S}\right) \times V_P\right)^2}{2 \times R_L}$$

 V_P =5 x PLIMIT voltage if PLIMIT<5 x V_P P_{OUT} (with 10% THD) = 1.25 x P_{OUT}

where R_S is the total series resistance including r_{DS} (ON) and any resistance in the output filter. R_L is the load resistance. V_P is the peak amplifier of the output possible within the supply rail.

AM Radio EMI Reduction

For most countries the AM radio band is located in 522kHz~1701kHz. Due to the intrinsic of the switching topology, the fundamental frequency of switching frequency and its second harmonic would interfere the corresponding AM radio station seriously.

US	EU/China	Japan	Switch Freq.	FREQ1	FREQ0
530~540	531~540	531~540	400	0	0
540~910	540~909	540~909	500	0	1
920~1120	918~1116	918~1116	600 or 400	1 or 0	0
1130~1370	1125~1368	1125~1368	500	0	1
1380~1550	1377~1548	1377~1548	600 or 400	1 or 0	0
1560~1710	1557~1602	1557~1629	600 or 400	1 or 0	0

(units: kHz)

Table 3. Recommended switching frequencies

VA2218



Functional Descriptions (cont.)

To achieve both of the advantage of switching amplifier and AM radio receiving performance, the VA2218 provides 4/5 selectable switching frequencies to change on demand to prevent the interfere. See Table 3 for recommended frequencies.



Application Information

Output Filter

Many applications require a ferrite bead filter at least. The ferrite filter reduces EMI above 30MHz. When selecting a ferrite bead, choose one with high impedance at high frequencies, but low impedance at low frequencies, be aware of its maximum current limitation.

Use an LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and there are long wires from the amplifier to the speaker.




Figure 3. Typical LC Output Filter, Speaker Impedance= 8Ω




Figure 4. Typical Ferrite Chip Bead Output Filter

Inductors used in LC filters must be selected carefully. A significant change in inductance at the peak output current of the VA2218 will cause increased distortion. The change of inductance at currents up to the peak output current must be less than 0.1µH per amp to avoid this. Also note that smaller inductors than 10µH may cause an increase in distortion above what is shown in preceding graphs of THD versus frequency and output power. In all cases, avoid using inductors which value are less

than 10µH.

Like the selection of the inductor in LC filters, the capacitor must be selected carefully, too. A significant change in capacitance at the peak output voltage of the VA2218 will cause increased distortion. LC filter capacitors should be double of DC voltage ratings of the peak application voltage (the power supply voltage) at least. In general, it is strongly recommended using capacitors with good temperature performance like X5R series.

Output Snubbers

In Figure 5, the 10nF capacitors in series with 3.3Ω resistors connected with the outputs of the VA2218 are snubber circuits. They smooth switching transitions and reduce overshoot and ringing. With these networks, THD+N can be improved at lower power levels and EMC can be reduced 2~4 dB at middle frequencies. They increase quiescent current by $3mA\sim11mA$ depending on supply voltage.




Figure 5. Output Snubber Circuits

Low ESR Capacitors

Low ESR capacitors are high recommended for this application. In general, a practical capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this unwanted resistor can eliminate the effects of the ideal ca-

VA2218



Application Information (cont.)

pacitor. Place low ESR capacitors on supply circuitry can improve THD+N performance.

Boot-Strap Capacitors

The full H-bridge output stages use only MOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 0.22µF ceramic capacitor, rated for at least 25V, must be connected from each output to its corresponding boot-strap input. Specifically, one 0.22µF capacitor must be connected from OUTP to BSP, and one 0.22µF capacitor must be connected from OUTN to BSN.

The bootstrap capacitors connected between the BSP or BSN pins and corresponding output function as a floating power supply for the high side N-channel power MOSFET gate drive circuitry. During each high side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.


Decoupling Capacitors

VA2218 requires appropriate power decoupling to minimize the output total harmonic distortion (THD) and improves EMC performance. Power supply decoupling also prevents intrinsic oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling can be achieved by using two different types of capacitors which target different types of noise on the power supply lines. For higher frequency spikes, or digital hash on the rail, a good low ESR ceramic capacitor, for example 0.1 µF to 10 µF, placed as close as possible to PVDDR and PVDDL pins works best. For filtering lower frequency noise, a larger low ESR aluminum electrolytic capacitor of 470µF or greater placed near the audio power amplifier is suggested. The 470µF capacitor also serves as local storage capacitor for supplying current during heavy power output on the amplifier outputs. The PVDDR and PVDDL terminals provide the power to the output transistors, so a $470\mu F$ or larger capacitor should be placed by PVDDR and PVDDL terminals as near as possible. A $10\mu F$ ceramic capacitor on each PVDDR/PVDDL terminal is also recommended.



Typical Characteristic

Test Setup Connection Diagram




^{*} Remove all L/C (BEAD) filter components on board before performing all measurements.

^{**} Connection diagram is for one-channel configuration.

Figure No.	Description
6	THD+N vs. Output Power,8Ω load (BTL) 8V~24V
7	THD+N vs. Output Power,4Ω load (BTL) 8V~21V
8	THD+N vs. Output Power,4Ω load (BTL) 24V
9	THD+N vs. Output Power,3Ω load (PBTL) 8V~24V
10	Noise, 24V,4Ω load
11	Noise, 24V,8Ω load
12	THD+N vs. Frequency,24V,8Ω load (BTL)
13	THD+N vs. Frequency,24V,4Ω load (BTL)
14	THD+N vs. Frequency,18V,3Ω load (PBTL)
15	Frequency,24V,4Ω load



Typical Characteristic (cont.)








Figure 6. THD+N vs. Output Power,8 Ω load (BTL)









Figure 8. THD+N vs. Output Power, 4Ω load (BTL)

Figure 9. THD+N vs. Output Power,3 Ω load (PBTL)







Figure 10. Noise, $24V,4\Omega$ load

Figure 11. Noise, 24V,8Ω load



Typical Characteristic (cont.)







Figure 12. THD+N vs. Frequency, 24V, 8Ω load (BTL) Figure 13. THD+N vs. Frequency, 24V, 4Ω load (BTL)






Figure 14.THD+N vs. Frequency, 18V, 3Ω load (PBTL)

Figure 15. Frequency, 24V, 4Ω load



Application Circuit




Figure 16. VA2218 TSSOP28 Stereo Reference Application




Figure 17. VA2218 TSSOP28 Mono Reference Application



Application Circuit






Figure 18. 30W Stereo Class D Amplifier Boosted by VP3379



Package Information

TSSOP-28





NOTE

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS
- 2. TOLERANCE ±0.1 mm UNLESS OTHERWISE SPECIFIED
- 3. COPLANARITY: 0.1 mm
- 4. REFER TO JEDEC MO-153


	SYMBOLS DIMENSIONS IN MILLIMETER.			DIMENSIONS IN INCH		ICH	
SYM	IBOLS	MIN	NOM	MAX	MIN	NOM	MAX
	A			1.15			0.045
1	A1	0.00		0.10	0.000		0.004
1	A2	0.80	1.00	1.05	0.031	0.039	0.041
	b	0.19		0.30	0.007		0.012
	C	0.09		0.20	0.004		0.008
	D	9.60	9.70	9.80	0.378	0.382	0.386
I)2	3.70	3.80	3.90	0.146	0.150	0.154
	E	6.20	6.40	6.60	0.244	0.252	0.260
]	E1	4.30	4.40	4.50	0.169	0.173	0.177
I	E2	2.70	2.80	2.90	0.106	0.110	0.114
	e		0.65			0.026	
	L	0.45	0.60	0.75	0.018	0.024	0.030
	у			0.10			0.004
	θ	0°		8°	0°		8°
<u> </u>	I-L1'			0.12			0.005
A	L1	1.00REF				0.039REF	

VA2218



Package Information

TQFP-48




SYMBOLS	DIMENSIONS IN MILLIMETER			DIMENSIONS IN INCH		
STABOLS	MIN	NOM	MAX	MIN	NOM	MAX
A		_	1.15	_	_	0.046
A1	0.05		0.15	0.002		0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
Ъ	0.17	0.22	0.27	0.006	0.008	0.011
С	0.09		0.20	0.003		0.008
Dl	6.90	7.00	7.10	0.271	0.275	0.279
D	8.80	9.00	9.20	0.346	0.354	0.362
E1	6.90	7.00	7.10	0.271	0.275	0.279
E	8.80	9.00	9.20	0.346	0.354	0.362
e		0.50(TYP)		_	0.02(TYP)	
L	0.45	0.60	0.75	0.018	0.024	0.029
Ll		1.00(REF)			0.039(REF)	
θ1	0°	3.5°	7°	0°	3.5°	7°
ccc						0.0035

- NOTE
 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS
- 2. DIMENSION L IS MEASURED IN GAUGE PLANE
- 3. TOLERANCE 0.10 mm UNLESS OTHERWISE SPECIFIED
- CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
 DIE PAD EXPOSURE SIZE IS ACCORDING TO LEAD FRAME
- DESIGN.
- 6. FOLLOWED FORM JEDEC MO-136



Ordering Information



Part No.	Q`ty/Reel
VA2218TSG28	4,000
VA2218TQG48	Tray

Contact Information

Viva Electronics Incorporated

10F-1, No. 32, Gaotie 2nd Rd., Zhubei City, Hsinchu County, Taiwan, R.O.C.

Tel: 886-3-6579508 Fax: 886-3-6579509

WWW: http://www.viva-elec.com.tw

Sales: sales@viva-elec.com.tw

FAE Support: fae@viva-elec.com.tw

IMPORTANT NOTICE

Viva Electronics Incorporated reserves the right to make changes without further notice to any products or specifications herein. Viva Electronics Incorporated does not assume any responsibility for use of any its products for any particular purpose, nor does Viva Electronics Incorporated assume any liability arising out of the application or use of any its products or circuits. Viva Electronics Incorporated does not convey any license under its patent rights or other rights nor the rights of others.